Loading

Memristor based Non Volatile Random Access Memory Cell by 45nm CMOS Techology
Saminathan V1, Kanoj G2, Vignesh M3, Yogeshwaran S4, Subash kumar T5

1Dr. Saminathan V*, Associate Professor, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore.
2Kanoj G, Electronics and Communication Engineering,Karpagam College of Engineering – Coimbatore.
3Vignesh M, Electronics and Communication Engineering,Karpagam College of Engineering – Coimbatore.
4Yogeshwaran S, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore.
5Subash kumar T, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore.

Manuscript received on April 30, 2020. | Revised Manuscript received on May 06, 2020. | Manuscript published on May 30, 2020. | PP: 1422-1435 | Volume-9 Issue-1, May 2020. | Retrieval Number: F8714038620/2020©BEIESP | DOI: 10.35940/ijrte.F8714.059120
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Rapid memories receives time to live attentive of substantial concluding mission available overstretched. Objectives of principle memory innovation is to create a excessive piece thickness part. Presents new problems in extremely large scale integrated (VLSI) circuit plan. Worldwide inconstancy to accomplish excessive return SRAM objects. Semiconductor reminiscence gadgets are commonly classified as risky or non-unpredictable arbitrary get right of entry to reminiscences. SRAM is delegated an unpredictable reminiscence because it is predicated on the usage of steady capability to hold up the placed away information. In the event that the pressure is interfered with, the reminiscence substance are decimated besides if a again-up battery stockpiling framework is saved up. In this mission a non-unpredictable SRAM cellular is planned utilising a blend of memristor and metal-oxide semiconductor devices. The records is placed away inside the reminiscence in any occasion, while the pressure is killed for an inconclusive time. The precept highlight of the proposed circuit element is its non-instability. Keywords:
Keywords: Memristor, L T spice, Memory, Resistance, Capacitance, Inductance.
Scope of the Article: Wireless Access Technologies for IoT.