

Memristor based Non-Volatile Random Access Memory Cell by 45nm CMOS Technology



Saminathan V, Kanoj G, Vignesh M, Yogeshwaran S, Subash kumar T

Abstract: Rapid memories receives time to live attentive of substantial concluding mission available overstretched. Objectives of principle memory innovation is to create a excessive piece thickness part. Presents new problems in extremely large scale integrated (VLSI) circuit plan. Worldwide inconstancy to accomplish excessive return SRAM objects. Semiconductor reminiscence gadgets are commonly classified as risky or non-unpredictable arbitrary get right of entry to reminiscences. SRAM is delegated an unpredictable reminiscence because it is predicated on the usage of steady capability to hold up the placed away information. In the event that the pressure is interfered with, the reminiscence substance are decimated besides if a again-up battery stockpiling framework is saved up. In this mission a non-unpredictable SRAM cellular is planned utilising a blend of memristor and metal-oxide semiconductor devices. The records is placed away inside the reminiscence in any occasion, while the pressure is killed for an inconclusive time. The precept highlight of the proposed circuit element is its non-instability.

Keywords: Memristor, LTspice, Memory, Resistance, Capacitance, Inductance.

I. INTRODUCTION

Fast reminiscence get admission to times are crucial to cater the heavy workload wishes imposed on PCs and work stations. Many researchers and corporations all over the world have been tackling the various troubles that accompany the scaling. The SRAM mobile length shrinks by using about 50% as one era of era advances. In sixty five-nm technology, SRAM mobile sizes of about 0.5 μm^2 have already been said. Semiconductor memory is an digital information garage device, often used as pc memory, carried out on a semiconductor-based totally integrated circuit. It is made in many different types and technology. Semiconductor reminiscence has the belongings of random get entry to, this means that that it takes the identical quantity of time to get entry to any reminiscence vicinity, so information can be efficaciously accessed in any random order. This contrasts

with facts storage media including hard disks and CDs which study and write records consecutively and consequently the records can best be accessed inside the equal sequence it become written. Semiconductor reminiscence additionally has lots quicker get right of entry to instances than different styles of data garage; a byte of records can be written to or read from semiconductor memory inside some nanoseconds, even as access time for rotating storage such as difficult disks is inside the variety of milliseconds. For those motives it is used for essential laptop reminiscence (primary garage), to preserve records the computer is presently running on, among other uses. Fundamentally, the memristor is an opposition with memory. At the factor whilst a voltage is carried out to this issue, its obstruction changes and stays on that unique worth when supply is expelled. The obstruction trade is non-volatile ultimately the cell goes approximately as a memory component. Another element is its reduced size contrasted with the normal 6T SRAM. As just 3 transistors are utilized in every mobile of the proposed circuit, its territory may be drastically much less than the normal SRAM cells. The force gobbled with the aid of the proposed structure is altogether not exactly the conventional SRAM shape.

II. MEMRISTOR:

Memristor is the Four essential circuit variables in circuit concept. They are contemporary, voltage, price and flux. There are six viable mixtures of the 4 essential circuit variables. We have a terrific understanding of 5 of the viable six mixtures. The three basic two-terminal gadgets of circuit theory—particularly, the resistor, the capacitor and the inductor—are described in terms of the relation among of the 4 essential circuit variables. A resistor is defined with the aid of the relationship among voltage and contemporary, the capacitor is defined via the connection between price and voltage and the inductor is defined through the connection between flux and modern-day.




Fig 1: Relation Between fundamental elements

In addition, the current i is described as the time spinoff of the price and in keeping with Faraday's regulation, the voltage v is defined because the time by-product of the flux.

Manuscript received on April 02, 2020.
Revised Manuscript received on April 20, 2020.
Manuscript published on May 30, 2020.

* Correspondence Author

Dr. Saminathan V*, Associate Professor, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032 nvsami2010@gmail.com.

Kanoj G, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032

Vignesh M, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032

Yogeshwaran S, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032

Subash kumar T, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](http://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

VI. MODES OF OPRESTION:

1. Use the program as a general-purpose schematic capture program with an integrated simulator.
2. Feed the simulator with a handcrafted net list or a foreign net list generated with a different schematic capture tool.

VII. SIMULATION OF EMRISTOR:




Figure 4: First window function $D=3n$ $f=0.8Hz$.

VIII. MEMRISTOR WAVEFORM:

Simulation Result:




Figure 5: First window function $D=3n$ $f=0.8Hz$.




Figure 6: Second window function $D=5n$ $f=1Hz$.




Figure 7: Third window function $D=10n$ $f=1.5Hz$.




Figure 8: Fourth window function $D=15n$ $f=2Hz$.

IX. SIMULATION OF SINGLE NVRAM CELL:




Figure 9: Proposed NVRAM cell

Simulation Result:




Figure 10: Simulation result of non-volatile single NVRAM cell

Write sign is enabled at some stage in the time interval $0ns - 4ns$ as in and records “1” is written in to the cellular. A examine operation is performed at $5ns$ and the statistics “1” is observed at the cellular. The energy source to the cell is disconnected from $6ns$ to $7ns$. Again read operation is finished at $8ns$ and it is observed that the statistics “1” is maintained within the cell, even the energy assets are grew to become off. It is shown within the simulation result. This proves the non-unstable nature cellular.

Table 2: Write/Read time comparison

Operation	Proposed SRAM cell (ns)	6-T cell [9] (ns)
Write	4	0.85
Read	0.2	1.25

Table 3: Different types of window function:

Data	Frequency	I(V1)	V(N001)*I(MEM.plus)
D=3N	F=0.8Hz	I=170uA	V(n001)=461uW
D=5N	F=1Hz	I=96pA	V(n001)=716uW
D=10N	F=1.2Hz	I=183A	V(n001)=539uW
D=15N	F=2Hz	I=-3nA	V(n001)=810nW



Subash kumar T currently pursuing B.E Electronics and Communication Engineering in Karpagam college Engineering Coimbatore and currently doing a project on Memristor Based Applications.

X. CONCLUSION:

The place of the proposed reminiscence cell is much much less than the region of conventional 6T SRAM cellular, as most effective 3 transistors are used together with two memristors. Power intake is an awful lot much less than 6T SRAM mobile. By the usage of memristor, the proposed SRAM acts as a non-risky memory i.E. It could keep the information even the electricity supply is turned off. Read time is also a whole lot much less than the 6T SRAM cells.

REFERENCES:

- 1 Batas.D and Fiedler.H, (2011), ‘A memristor SPICE implementation and a new approach for magnetic flux controlled memristor modeling’, IEEE Trans.Nanotechnology, vol. 10, no. 2, pp. 250-255.
- 2 Biolek.D, Biolek.Z, and Biolkov.V, (2009), ‘A SPICE model of memristor with nonlinear dopant drift’, Radio Eng. J., vol. 18, no. 2, p. 211.
- 3 Chen.G, (2008), ‘Leon Chua's memristor’, IEEE Circuits Syst. Mag., vol. 8, no. 2, pp. 55-56.
- 4 Chua.L, (1971), ‘Memristor the missing circuit element’, IEEE Trans. circuit theory, vol.18, no.5, and pp.507-519.
- 5 Junsangsri.P and Lombardi.F, (2011), ‘A memristor-based memory cell using am bipolar operation’, in Proc. IEEE 29th Int. Conf. Compute. Design, pp. 148-153.
- 6 Linn.E, Rosezin.R, Kügeler.C, and Waser.R, (2010), ‘Complementary resistive switches for passive Nano crossbar memories’, Nature Mater., vol. 9, pp. 403-406.

AUTHORS PROFILE



Dr.V.Saminathan. Completed his B.E, ECE in the year 2005 and ME AE in 2008 and Ph.D. ICE in the year 2018, Presently working as an Associate Professor in the department of Electronics and Communication Engineering, Karpagam college Engineering Coimbatore.



Kanoj G currently pursuing B.E Electronics and Communication Engineering in Karpagam college Engineering Coimbatore and currently doing a project on Memristor Based Applications.



Vignesh M currently pursuing B.E Electronics and Communication Engineering in Karpagam college Engineering Coimbatore and currently doing a project on Memristor Based Applications.



Yogeshwaran S currently pursuing B.E Electronics and Communication Engineering in Karpagam college Engineering Coimbatore and currently doing a project on Memristor Based Applications.

