

Memristor based Non-Volatile Random Access Memory Cell by 45nm CMOS Technology

Saminathan V, Kanoj G, Vignesh M, Yogeshwaran S, Subash kumar T

Abstract: Rapid memories receives time to live attentive of substantial concluding mission available overstretched. Objectives of principle memory innovation is to create a excessive piece thickness part. Presents new problems in extremely large scale integrated (VLSI) circuit plan. Worldwide inconstancy to accomplish excessive return SRAM objects. Semiconductor reminiscence gadgets are commonly classified as risky or non-unpredictable arbitrary get right of entry to reminiscences. SRAM is delegated an unpredictable reminiscence because it is predicated on the usage of steady capability to hold up the placed away information. In the event that the pressure is interfered with, the reminiscence substance are decimated besides if a again-up battery stockpiling framework is saved up. In this mission a non-unpredictable SRAM cellular is planned utilising a blend of memristor and metal-oxide semiconductor devices. The records is placed away inside the reminiscence in any occasion, while the pressure is killed for an inconclusive time. The precept highlight of the proposed circuit element is its non-instability.

Keywords: Memristor, Resistance, Capacitance, Inductance, LTspice, Memory,

I. INTRODUCTION

Fast reminiscence get admission to times are crucial to cater the heavy workload wishes imposed on PCs and work stations. Many researchers and corporations all over the world have been tackling the various troubles that accompany the scaling. The SRAM mobile length shrinks by using about 50% as one era of era advances. In sixty five-nm technology, SRAM mobile sizes of about 0.5 μm^2 have already been said. Semiconductor memory is an digital information garage device, often used as pc memory, carried out on a semiconductor-based totally integrated circuit. It is made in many different types and technology. Semiconductor reminiscence has the belongings of random get entry to, this means that that it takes the identical quantity of time to get entry to any reminiscence vicinity, so information can be efficaciously accessed in any random order. This contrasts with facts storage media including hard disks and CDs which study and write records consecutively and consequently the records can best be accessed inside the equal sequence it become written. Semiconductor reminiscence additionally

Revised Manuscript Received on May 06, 2020.

* Correspondence Author

Dr. Saminathan V, Associate Professor, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032 nvsami2010@gmail.com.

Kanoj G, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032

Vignesh M, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032

Yogeshwaran S, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032

Subash kumar T, Electronics and Communication Engineering, Karpagam College of Engineering – Coimbatore-641032

has lots quicker get right of entry to instances than different styles of data garage; a byte of records can be written to or read from semiconductor memory inside some nanoseconds, even as access time for rotating storage such as difficult disks is inside the variety of milliseconds. For those motives it is used for essential laptop reminiscence (primary garage), to preserve records the computer is presently running on, among other uses. Fundamentally, the memristor is an opposition with memory. At the factor whilst a voltage is carried out to this issue, its obstruction changes and stays on that unique worth when supply is expelled. The obstruction trade is non-volatile ultimately the cell goes approximately as a memory component. Another element is its reduced size contrasted with the normal 6T SRAM. As just 3 transistors are utilized in every mobile of the proposed circuit, its territory may be drastically much less than the normal SRAM cells. The force gobbled with the aid of the proposed structure is altogether not exactly the conventional SRAM shape.

II. MEMRISTOR:

Memristor is the Four essential circuit variables in circuit concept. They are contemporary, voltage, price and flux. There are six viable mixtures of the 4 essential circuit variables. We have a terrific understanding of 5 of the viable six mixtures. The three basic two-terminal gadgets of circuit theory—particularly, the resistor, the capacitor and the inductor—are described in terms of the relation among of the 4 essential circuit variables. A resistor is defined with the aid of the relationship among voltage and contemporary, the capacitor is defined via the connection between price and voltage and the inductor is defined through the connection between flux and modern-day.




Fig 1: Relation Between fundamental elements

In addition, the current is described as the time spinoff of the price and in keeping with Faraday's regulation, the voltage is defined because the time by-product of the flux.

The memristor became at first envisioned in 1971 by way of circuit theorist Leon Chua as a lacking non-linear passive -terminal electrical factor bearing on electric rate and magnetic flux linkage. Another

way of describing a memristor is as any passive two-terminal circuit element that continues a practical dating among in to the time critical of modern-day (known as rate) and the time quintessential of voltage (frequently called flux, as it's miles related to magnetic flux). The slope of this function is known as the memristance M and is similar to variable resistance. According to the governing mathematical relations, the memristor's electric resistance is not constant but depends on the history of modern-day that had formerly flowed thru the device, i.E., its present resistance relies upon on how much electric powered price has flowed in what course thru it inside the past. The device remembers its records, that is, while the electrical electricity deliver is turned off, the memristor recalls its memory resistance till it is grew to become on again.

Table 1: Device Parameter and characteristics

Device	Characteristic property (units)	Differential equation
Resistor	Resistance(V/A, or Ω)	$R = DV / dI$
Capacitor	Capacitance (C/V, or F)	$C = Dq / dV$
Inductor	Inductance (Wb/A, or Hen)	$L = D\Phi_m / dI$
Memristor	Memristance (Wb/C, or Ω)	$M = D\Phi_m / dq$




Fig2: (A) Characterizing the memristor and (B) change of resistance when a 3.6 V p-p square wave is applied.

A resistor is characterized by means of the relationship amongst voltage and modern-day, the capacitor is characterised with the aid of the connection among charge and voltage and the inductor is characterized by using the connection amongst transition and cutting-edge. What's greater, the modern-day is characterised as the time subordinate of the price and as according to Faraday's law, the

voltage is characterized because the time subsidiary of the transition.

III. LT SPICE SIMULATOR:

LTspice is any other SPICE that become created to recreate easy circuits sufficiently short to make replica of complex SMPS frameworks intuitive. Consolidated into the new SPICE are circuit additives to show handy board degree components. Capacitors and inductors may be displayed with association competition and other parasitic elements of their behavior without making use of sub-circuits or interior hubs. Additionally, a duplicate circuit aspect became produced for power MOSFET's that precisely suggests their fashionable entryway charge conduct without making use of sub-circuits or inward hubs.

IV. PROPOSED CIRCUIT:




Fig3: (A) Proposed circuit diagram.

The foremost disadvantages of the 6T NVRAM structure are its huge length and high energy consumption. To conquer those boundaries proposed SRAM cellular is used. Electrical scheme of the proposed SRAM cell is proven in determine Two memristors are used as memory detail. The association is in the sort of manner that during write cycle, they're related in parallel however in contrary polarity and in the course of examine cycle, they're connected in collection. These connections are hooked up with the aid of two NMOS bypass transistors T1 and T2. A 0.33 transistor T3 is used to isolate a mobile from different cells of the reminiscence array for the duration of read and write operations. The gate enter of T3 is Comb signal that's OR of RD and WR indicators.

V. LT SPICE IV:

LT spice IV is used inside LTC, and by using many users in fields which include radio frequency electronics, power electronics, virtual electronics, and different disciplines. LT spice IV does now not generate published circuit board (PCB) layouts, however net lists may be imported into layout packages. LTspice IV runs on PC's going for walks Windows 98, 2000, NT4.0, Me, XP, Vista, or Windows 7. Since a simulation can generate many megabytes of facts in a couple of minutes, unfastened hard disk area (>10GB) and massive quantity of RAM (>1GB) are advocated.

VI. MODES OF OPRESTION:

1. Use the program as a general-purpose schematic capture program with an integrated simulator.
2. Feed the simulator with a handcrafted net list or a foreign net list generated with a different schematic capture tool.

VII. SIMULATION OF EMRISTOR:




Figure 4: First window function $D=3n$ $f=0.8Hz$.

VIII. MEMRISTOR WAVEFORM:

Simulation Result:




Figure 5: First window function $D=3n$ $f=0.8Hz$.




Figure 6: Second window function $D=5n$ $f=1Hz$.




Figure 7: Third window function $D=10n$ $f=1.5Hz$.




Figure 8: Fourth window function $D=15n$ $f=2Hz$.

IX. SIMULATION OF SINGLE NVRAM CELL:




Figure 9: Proposed NVRAM cell

Simulation Result:




Figure 10: Simulation result of non-volatile single NVRAM cell

Write sign is enabled at some stage in the time interval $0ns - 4ns$ as in and records “1” is written in to the cellular. A examine operation is performed at $5ns$ and the statistics “1” is observed at the cellular. The energy source to the cell is disconnected from $6ns$ to $7ns$. Again read operation is finished at $8ns$ and it is observed that the statistics “1” is maintained within the cell, even the energy assets are grew to become off. It is shown within the simulation result. This proves the non-unstable nature cellular.

Table 2: Write/Read time comparison

Operation	Proposed SRAM cell (ns)	6-T cell [9] (ns)
Write	4	0.85
Read	0.2	1.25

Table 3: Different types of window function:

Data	Freque ncy	I(V1)	V(N001)*I(MEM,plus)
D=3N	F=0.8Hz	I=170uA	V(n001)=461uW
D=5N	F=1Hz	I=96pA	V(n001)=716uW
D=10 N	F=1.2Hz	I=183A	V(n001)=539uW
D=15 N	F=2Hz	I=-3nA	V(n001)=810nW

Engineering Coimbatore and currently doing a project on Memrister Based Applications.



Subash kumar T currently pursuing B.E Electronics and Communication Engineering in Karpagam college Engineering Coimbatore and currently doing a project on Memrister Based Applications.

X. CONCLUSION:

The place of the proposed reminiscence cell is much much less than the region of conventional 6T SRAM cellular, as most effective 3 transistors are used together with two memristors. Power intake is an awful lot much less than 6T SRAM mobile. By the usage of memristor, the proposed SRAM acts as a non-risky memory i.E. It could keep the information even the electricity supply is turned off. Read time is also a whole lot much less than the 6T SRAM cells.

REFERENCES:

- 1 Batas.D and Fiedler.H, (2011), ‘A memristor SPICE implementation and a new approach for magnetic flux controlled memristor modeling’, IEEE Trans.Nanotechnology, vol. 10, no. 2, pp. 250-255.
- 2 Biolek.D, Biolek.Z, and Biolkov.V, (2009), ‘A SPICE model of memristor with nonlinear dopant drift’, Radio Eng. J., vol. 18, no. 2, p. 211.
- 3 Chen.G, (2008), ‘Leon Chua's memristor’, IEEE Circuits Syst. Mag., vol. 8, no. 2, pp. 55-56.
- 4 Chua.L, (1971), ‘Memristor the missing circuit element’, IEEE Trans. circuit theory, vol.18, no.5, and pp.507-519.
- 5 Junsangsri.P and Lombardi.F, (2011), ‘A memristor-based memory cell using am bipolar operation’, in Proc. IEEE 29th Int. Conf. Compute. Design, pp. 148-153.
- 6 Linn.E, Rosezin.R, Kügeler.C, and Waser.R, (2010), ‘Complementary resistive switches for passive Nano crossbar memories’, Nature Mater., vol. 9, pp. 403-406.

AUTHORS PROFILE



Dr. V.Saminathan. Completed his B.E, ECE in the year 2005 and ME AE in 2008 and Ph.D. ICE in the year 2018, Presently working as an Associate Professor in the department of Electronics and Communication Engineering, Karpagam college Engineering Coimbatore.



Kanoj G currently pursuing B.E Electronics and Communication Engineering in Karpagam college Engineering Coimbatore and currently doing a project on Memrister Based Applications.



Vignesh M currently pursuing B.E Electronics and Communication Engineering in Karpagam college Engineering Coimbatore and currently doing a project on Memrister Based Applications.



Yogeshwaran S currently pursuing B.E Electronics and Communication Engineering in Karpagam college

