Implementation of Dual Stage Multi-rate Filter
Latha R1, Sharmila.M2, P.T.Vanathi3
1Latha R.*, Department of ECE, KSK College of Engineering & Technology, Kumbakonam, India.
2Sharmila M, Dept. of IT, M.Kumarasamy College of Engineering, Karur.
3Vanathi P.T, Department of ECE, PSG College of Technology, Coimbatore, India.
Manuscript received on February 02, 2020. | Revised Manuscript received on February 10, 2020. | Manuscript published on March 30, 2020. | PP: 489-494 | Volume-8 Issue-6, March 2020. | Retrieval Number: F7120038620/2020©BEIESP | DOI: 10.35940/ijrte.F7120.038620
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In this work, an effort is made towards the design and implementation of dual stage multi-rate digital filter architecture which is suitable for digital receivers and satellite applications with reduced VLSI cost function. The proposed dual stage decimation filter architecture consists of Higher Order Filter (HDF) as first section. To remove the droops created by the HDF section in the pass band and to get the smooth pass band frequency response characteristics, HDF filter is followed by a Corrector/Compensating Finite Impulse Response (FIR) filter network. The compensating FIR is designed using conventional Multiplier and Accumulator (MAC) unit. Initially, the filter architectures frequency response are obtained as per the given specifications using MATLAB. Then, Field Programmable Gate Array (FPGA) based performance metrics are captured and analyzed with respect to area, dynamic power dissipation, delay and power delay product. Based on the FPGA performance metrics, it is observed that the proposed dual stage filter leads to 22% of area saving and 9.5 % reduction in dynamic power dissipation. Mainly these filters are best suited for Digital Signal Processing applications in wireless receivers.
Keywords: Digital Receiver, Multirate Filter, Frequency Characteristics, VLSI Cost Function, FPGA.
Scope of the Article: FPGAs.