Optimized VLSI Design of 2-Bit Magnitude Comparator using GDI Technique
Bhaskara Rao Doddi1, Y E Vasanth Kumar2, G Sai Kiran3, K Sri Sravya4, V Pruthivi5
1D.Bhaskara Rao, Department of Electronics and Communication Engineering, Raghu Engineering College Autonomous, visakhapatnam, (Andhra Pradesh), India.
2Y E Vasanth Kumar, Department of Electronics and Communication Engineering, Raghu Engineering College Autonomous, Visakhapatnam, (Andhra Pradesh), India.
3G Sai Kiran, Department of Electronics and Communication Engineering, Raghu Engineering College Autonomous, Visakhapatnam, (Andhra Pradesh), India.
4K. Sri Sravya, Department of Electronics and Communication Engineering, Raghu Engineering College Autonomous, Visakhapatnam, (Andhra Pradesh), India.
5V.Pruthivi, Department of Electronics and Communication Engineering, Raghu Engineering College Autonomous, Visakhapatnam, (Andhra Pradesh), India.
Manuscript received on 23 March 2019 | Revised Manuscript received on 30 March 2019 | Manuscript published on 30 March 2019 | PP: 993-997 | Volume-7 Issue-6, March 2019 | Retrieval Number: F2794037619/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In the modern VLSI, the need for optimizing design constraints has become a major concern both at schematic level as well as layout level. Mux based approach has been extensively used due to the efficient implementation of Mux using Gate Diffusion Input (GDI). Several designs have been studied and finally a Mux based Magnitude Comparator is proposed with optimized VLSI design constraints. All the possibilities of design using mux with wide variety of primary inputs as selection inputs of mux have been studied and the best design which has lead to minimal transistor count was proposed.In this paper, GDI technique has been implemented in 250 nm process technology using TANNER S-EDIT. There is 70%, 33% and 9% reduction in transistor count in comparison with existing GDI comparators respectively
Keywords: Magnitude Comparator; Gate Diffusion Input Technique; Mux Based Logic design
Scope of the Article: Low-power design