Enhanced 32-Bit Adder Implementation using Different Configurations of Adders
L.S.P.Sairam Nadipalli1, Sita K2, G.Sai Sri Ram Reddy3, R.Sudheer4, M.Chaithanya5
1Mr.L.S.P.Sairam Nadipalli, Department of Electronic and Communication Engineering Koneru Lakshmaiah Educational Foundation, Guntur, India
2Dr.Sita K, Department of Electronic and Communication Engineering Koneru Lakshmaiah Educational Foundation, Guntur, India
3G.Sai Sri Ram Reddy, Department of Electronic and Communication Engineering Koneru Lakshmaiah Educational Foundation, Guntur, India
4R.Sudheer, Department of Electronic and Communication Engineering Koneru Lakshmaiah Educational Foundation, Guntur, India
5M.Chaithanya, Department of Electronic and Communication Engineering Koneru Lakshmaiah Educational Foundation, Guntur, India

Manuscript received on November 17., 2019. | Revised Manuscript received on November 24 2019. | Manuscript published on 30 November, 2019. | PP: 12606-12611 | Volume-8 Issue-4, November 2019. | Retrieval Number: D9771118419/2019©BEIESP | DOI: 10.35940/ijrte.D9771.118419

Open Access | Ethics and Policies | Cite  | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Adders play a essential role with in the digital signal process systems. The 32-bit configuration is commonly used in few computerized systems and processors. In this paper, detail study about the implementation of 32-bit adders like Ripple Carry Adder (RCA), Carry Select adder (CSLA) and Carry Increment adder (CINA) is done for various configurational full adders using VHDL. The outcomes are acquired by executing VHDL in Xilinx ISE 14.5 with speed grade -5 of Spartan 3E family device.
Keywords: Ripple Carry Adder (RCA), Carry Select adder (CSLA), Carry Increment adder (CINA), Conventional Full Adder (FA), Configurational Full Adder 1 (FA1), Configurational Full Adder 2 (FA2), Configurational Full Adder 3 (FA3).
Scope of the Article: Reconfigurable Computing.