Design of 8T CNTFET SRAM for Ultra-Low Power Microelectronic Applications
K. Sarath Chandra1, K. Hari Kishore2, Pushpa Giri3, E. Santhosh Reddy4
1K Sarath Chandra*, Asst Professor, Department of ECE, VNRVJIET, Hyderabad, India.
2K Hari Kishore, Professor, Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Vaddeswaram, AP, India.
3Pushpa Giri, Asst Professor, Department of ECE, VNRVJIET, Hyderabad, India.
4E Santhosh Reddy, pursuing Masters in VLSI System Design, Department of ECE, VNRVJIET, Hyderabad, India.

Manuscript received on November 19, 2019. | Revised Manuscript received on November 29 2019. | Manuscript published on 30 November, 2019. | PP: 10148-10152 | Volume-8 Issue-4, November 2019. | Retrieval Number: D4368118419/2019©BEIESP | DOI: 10.35940/ijrte.D4368.118419

Open Access | Ethics and Policies | Cite  | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (

Abstract: At around 10nm, direct source to drain tunneling in COS-MOS technology constituting fundamental limitations that in turn hold back their suitability for modern electronic appliances chiefly as far as area, energy competency and performance. In advanced electronic appliances, memory constituents play a crucial part. Almost in every digital appliance, memory component is mostly preferred due to its unique potentiality to withhold information. Due to rapid technology advancements, architecture of SRAM is truly tested as far as delay, energy efficiency and stability. Traditional 6T memory unit experiences passage transistor conflict arises the contrast among read balance and write competence. The paper that proposed here contrasts the performance of distinctive CNTFET based 8T memory unit architectures like Traditional and Dual-Port with respect to write delay, read delay and power efficiency like static and dynamic. 8T SRAM bit cell is designed with 32nm CNTFET technology using HSPICE Tool. From the HSPICE simulation results, Dual-Port CNTFET SRAM has provide better read and write delays were reduced by ~8.8% and ~16.3%, static power and dynamic power by ~12.5% and ~42.2% respectively than conventional one.
Keywords: Complementary-Symmetry Metal-Oxide Semiconductor (COS-MOS), Carbon Nanotube FET (CNTFET), Static RAM (SRAM), Six-Transistors (6T), Eight-Transistors (8T), Traditional and Dual-Port.
Scope of the Article: Recent Trends in Microelectronics and VLSI Design.