Efficient Optimization of FPGA on-Chip Memory for Image Processing Algorithm
S. M. Mehzabeen1, I. Manju2

1Mrs. Mehzabeen S.M, PG Student, Velammal Engineering College, Chennai (Tamil Nadu), India.
2I.Manju, Assistant Professor, Department of Electronics and Communication, Velammal Engineering College, Chennai (Tamil Nadu), India.

Manuscript received on 21 May 2013 | Revised Manuscript received on 28 May 2013 | Manuscript published on 30 May 2013 | PP: 57-61 | Volume-2 Issue-2, May 2013 | Retrieval Number: B0582052213/2013©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: This paper is concerned with efficient optimization and low power implementation of FPGA on-chip memories in image processing algorithms. In recent years on chip memories are expected to increase continuously which depends upon the application for future generation portable devices and high performance processors. Memory plays a major role in image processing applications more than 90% of the consumed power in the system is by the memory part. This paper provides a novel approach by making SPSRAM to function like a DPSRAM. It supports most of the access schemes for Image processing algorithms and also when the readout changes the memories need not to be redesigned. It achieves high throughput, less hardware requirement and high bandwidth utilization. The full bandwidth utilization has been achieved by splitting the on-chip memory into four sub banks. The Optimization of power can be done by making any two banks active at a time.It is well suited for various image coding algorithms when compared to the typical SPSRAM and TDP SRAM.It finds applications in most of the parallel processing fields. GENERAL TERMS Design, measurement, performance, theory.
Keywords: Bandwidth Utilization, Field Programmable Gate Array, Power Optimization, SRAM, Access Schemes in Image Processing, TDP SRAM.

Scope of the Article: Image Security