Complicity of High-End SOC-FPGA’s for Data Centers

Retikal Anil Kumar

Abstract: As the network traffic increasing significantly due to increase in Data streaming, Big Data Analytics, Cloud Computing, Increasing the load on Data Centers, Which leads to demand for high computational capabilities, low latency, high-bandwidth, power efficient data accelerators. As Re-Configurability of FPGA’s are more flexible for developing customized applications, so the FPGA hardware based data accelerators are the potential devices to achieve low latency and power efficient requirements. The modern FPGA’s are coming up with the embedded communication hard IP’s like PCIe, Ethernet, & DDR based memory controllers, which makes easy for the deployment of network attached FPGA’s in data centers. This paper presents the role of FPGA’s in datacenters and analysis of high-end FPGA’s by various vendors, which are suitable for deployment in data centers.

Keywords : ASIC, Data Center, FPGA, Re-configurable logic, E FPGA, Big Data Analytics, Cloud computing.

I. INTRODUCTION

The growth of embedded system & IoT is in such a way that in nearby future every electronic device in the world will connects to Internet to manage/operate many things. Due to which network traffic will also increase as the increase in Audio Video data streaming, data managing, controlling devices over Internet. Therefore, the load on the data centers increasing rapidly according to the article “Cisco Visual Networking Index: Forecast and Trends” by 2021 the Annual global IP traffic will reach 3.82ZB per year or 319EB per month. Among the total traffic, the traffic from the mobile and wireless devices will be around 71 percentage of total IP traffic. 5G also expected in the market by 2021, by 5G enabled devices the speed of the device for data accessing, Uploading and downloading will be higher than the current speed. These all factors making the requirement of very low latency, High bandwidth, high throughput and high computations capable for offloading devices at data centers.

The conventional data centers uses the CPU & GPU based data accelerators, recently from past 2-3 years high-end FPGA’s are became alternate to CPU & GPU’s in data centers due to its advantages like higher data transmission, High throughput, power efficient and flexibility. The main advantage of FPGA’s is its re-configurability by which users can make their own application specific data accelerator, and the performance of the applications can also increase by the machine learning in FPGA’s. FPGAs are very much flexible devices for integrating with peripherals, depending on its application user can integrate it to system through Ethernet, PCIe, SATA, etc., the way of the FPGA integration with the system defines the type of data processing. This paper consists of seven sections, the section-I will gives the introduction, Section-II briefs the role of FPGA’s in data centers and section-III to section-VI describes about high-end FPGA’s by various vendors and their specifications, Section VII gives conclusion of the paper. The major vendors of FPGA’s are: (In this paper, considered SOC-FPGA’s embedded with features like PCIe Gen4 or 5 / Ethernet / SATA / Memory Controllers).

• Xilinx (Acquired By AMD)
• Microsemi (A Microchip Company)
• Altera (Now Intel)
• Achronix

The information presented in this paper collected from various sources like reference manual, Data books, user guides and Specifications provided by the vendors of that particular FPGA in their websites or from their marketing web portals, then analyzed and presented.

II. FPGA ROLE IN DATA CENTERS

Data center requirements & solutions by FPGA is explained with the help of diagram shown in Fig.1.

Fig. 1.FPGA based custom accelerator in data center

FPGAs will play major role in computing platforms by enabling flexibility in data acceleration and data processing. Among the several functions of datacenters FPGAs can help in:

• Storage / Data Backup
• Data Acceleration
• Network Acceleration
• High Performance computing
• Machine Learning
Complicity of High-End SOC-FPGA’s for Data Centers

- Scheduling & Managing tasks
- Security / Threat management / Monitoring

A. Storage / Data Backup
Higher the data rate will improve the bandwidth & decreases the latency significantly. The data rate of DDR3 is in between 800MT/s to 2133MT/s, DDR4 is in between 2133MT/s and 4266MT/s and DDR5 can serve max up to 6400MT/s.

Table-I: DDR Versions and their data rates

<table>
<thead>
<tr>
<th>Type</th>
<th>Data Rate @ Memory Clock</th>
<th>Transfer Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR3</td>
<td>2.5GT/s @ 625MHz</td>
<td>19.9GB/s</td>
</tr>
<tr>
<td>DDR4</td>
<td>2.2 GT/s @ 275MHz</td>
<td>17.6GB/s</td>
</tr>
<tr>
<td>DDR5</td>
<td>5GT/s @ 625MHz</td>
<td>40-64GB/s</td>
</tr>
<tr>
<td>DDR5X</td>
<td>10GT/s @ 625MHz, 8GT/s @ 1000MHz</td>
<td>80-112GB/s</td>
</tr>
<tr>
<td>DDR6</td>
<td>14GT/s @ 875MHz, 16GT/s @ 1000MHz</td>
<td>112-128GB/s</td>
</tr>
</tbody>
</table>

The latest FPGAs coming up with the DDR3/4/5 or DDR4/5/6 Interfaces and controllers, more the data rate means more the speed, and high bandwidth.

Hence, the FPGAs with embedded memory controllers as DDR/GDDRs are more flexible to handle the data backup process and able to solve storage requirements by the datacenters. In addition, few newer FPGAs also Offers co-packed DRAM structures by integrating High bandwidth DRAM memories (HBM) in FPGA Package with silicon stacking technology to provide more bandwidth and moderate latency.

B. Data & Network Acceleration
The functions like handling of TCP/IP messages or UDP/IP messages, Memory read/write, Network Function Virtualization can be offload into FPGA without the delay & latency of software systems.

EFPGA’s / SOC-FPGA’s / FPGA Boards are flexible to make Network attached FPGA’s and also able to achieve higher data rates with standard high-speed protocols like PCIE, NVME, Ethernet.

PCI-Express is the best suitable and fastest interconnect for establishing the communication link efficiently and reliably between the host CPU and FPGA. As the advancements in PCIE generations, increasing the speed & data rate of the link makes PCIE as fastest interconnect technology among currently available.

Table-III: PCI-Express Generations and their data rates with respect to lane configurations

<table>
<thead>
<tr>
<th>PCIE Generation</th>
<th>Raw Bit Rate</th>
<th>Link Bandwidth</th>
<th>X4 Link Bandwidth</th>
<th>X16 Link Bandwidth</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gen1</td>
<td>2.5GT/S</td>
<td>2Gbps</td>
<td>≈ 4GBps</td>
<td>≈ 8GBps</td>
</tr>
<tr>
<td>Gen2</td>
<td>5GT/S</td>
<td>4Gbps</td>
<td>≈ 8GBps</td>
<td>≈ 16GBps</td>
</tr>
<tr>
<td>Gen3</td>
<td>8GT/S</td>
<td>8GBps</td>
<td>≈ 16GBps</td>
<td>≈ 32GBps</td>
</tr>
<tr>
<td>Gen4</td>
<td>16GT/S</td>
<td>16GBps</td>
<td>≈ 32GBps</td>
<td>≈ 64GBps</td>
</tr>
<tr>
<td>Gen5</td>
<td>32GT/S</td>
<td>32GBps</td>
<td>≈ 64GBps</td>
<td>≈ 128GBps</td>
</tr>
</tbody>
</table>

PCI-Express offers a power efficient robust architecture that supports enumeration & discovery of devices that are connected, and offers power saving modes like L0, L0s, L1, L2 with incremental latencies in each state respectively. Hence, for sending data at higher throughput, lower latency, and low power with high reliability has made PCI-Express is best suitable for deploying in datacenters.

The FPGA we can attach to network with the help of high-speed Ethernet link, in market the current speed / data-rates of the Ethernet are 1Gbps, 2.5Gbps, 5Gbps, 10Gbps, 25Gbps, 40Gbps, 50Gbps, 100Gbps and 400Gbps, in combination of Ethernet for transmission protocols, users can use either TCP (Transmissions Control Protocol) or UDP (User Datagram Protocol). UDP allows higher transmission data rate, as it does not require acknowledgement, IPv4 or IPv6 used for Internet Protocol and most of the high-end FPGAs from all the FPGA vendors are embedded with the Ethernet-MAC and able to provide access to the Physical layer using PHY.

C. Security
The Isolation Design Flows / Security conscious Design Flows by FPGA vendors are able to isolate physically & logically to the application logic of the user. Encryption, Decryption, Safety & Security algorithms gives privileged, un-privileged user modes, the user logic can only access to those un-privileged signals in FPGA, now a day the advanced FPGAs are providing secured boot logic that makes FPGAs more efficient to deploy in datacenters.

D. Flexibility
AI based system requires large number of computations with low latency. The advantage of FPGAs is user can implement their application specific algorithms in hardware level, which reduces the latency, as hardware is very much faster than the software. Developing an algorithm at hardware level may take certain iterations, when any error / update / upgrade needs to fix in the implemented algorithm it is easy to do with FPGA instead of ASIC, as the re-configurability of FPGAs allows users to configure multiple times throughout its lifetime. The upcoming FPGAs are having on chip floating point DSP units, the architecture of latest FPGAs are in such a way that they are very flexible to implement the Machine Learning, Deep Learning, Deep Neural Network application. Few advantages of FPGAs than CPU and GPU
- Re-Configurability Logic
- Reconfigurable IO
- Low latency
- Power Efficiency
- Safety
• Faster time to market
• Connectivity with various peripherals
• Flexible to integrate with other processors

III. XILINX ACAP SOC FPGAS

Xilinx has recently launched industry’s first ACAP (adaptive compute acceleration platform) Solution for datacenter applications, known as Xilinx Versal FPGAs, and announced in three series such as

A. Versal AI Core Series

Features and overview of the Xilinx Versal AI Core series is explained by below table

Table- IV: Features of Xilinx Versal AI Core Series FPGAs [1]

<table>
<thead>
<tr>
<th>Features / Peripherals</th>
<th>Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>VC1352</td>
</tr>
<tr>
<td>LUTs</td>
<td>2,467,848</td>
</tr>
<tr>
<td>CLB FFs</td>
<td>4,936,568</td>
</tr>
<tr>
<td>AI Engines</td>
<td>128</td>
</tr>
<tr>
<td>DSP Engines</td>
<td>928</td>
</tr>
<tr>
<td>NOC Master Slave ports</td>
<td>10</td>
</tr>
<tr>
<td>PCIE</td>
<td>1xGen4 X8 lanes</td>
</tr>
<tr>
<td>DDR Controllers</td>
<td>2</td>
</tr>
<tr>
<td>Ethernet</td>
<td>1</td>
</tr>
<tr>
<td>GTY Transceivers</td>
<td>8</td>
</tr>
</tbody>
</table>

B. Versal Prime Series

Features and overview of the Xilinx Versal Prime series FPGA’s are announced in 8 variants, the overview of features is:

- LUTs Count range: from 1,53,472 to 10,20,928
- CLB FlipFlops range: from 3,06,944 to 20,41,856
- NOC Master Slave Interfaces : from 5 to 42
- DDR Memory Controllers : 1 to 4
- PCIE with DMA & CCIX : 1 Gen4 X8 lanes
- PL PCIE : 1-Gen4x8 to 4-Gen4x8lanes
- GTM Transceivers(58Gbps): 0 to 40

C. Versal premium Series

Features and overview of the Xilinx Versal premium series is explained by below table

Table- V: Features of Xilinx Versal Premium Series FPGAs [1]

<table>
<thead>
<tr>
<th>Feature s / Peripherals</th>
<th>Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>VP11 02</td>
</tr>
<tr>
<td>LUTs</td>
<td>7,19,782</td>
</tr>
<tr>
<td>CLB FFs</td>
<td>14,39,744</td>
</tr>
<tr>
<td>DSP Engines</td>
<td>19004</td>
</tr>
</tbody>
</table>

D. Versal Ultra Series

Features and overview of the Xilinx Versal Ultra series is explained by below table

Table- V: Features of Xilinx Versal Ultra Series FPGAs [1]

<table>
<thead>
<tr>
<th>Feature s / Peripherals</th>
<th>Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>VP11 02</td>
</tr>
<tr>
<td>LUTs</td>
<td>7,19,782</td>
</tr>
<tr>
<td>CLB FFs</td>
<td>14,39,744</td>
</tr>
<tr>
<td>DSP Engines</td>
<td>19004</td>
</tr>
</tbody>
</table>

All the Versal FPGAs has on chip

- APU: Dual-core Arm Cortex-A72 [1]
- RPU: Dual-core Arm Cortex-R5F [1]
- 256KB Memory

Onchip Controller/MAC for Communication protocols

- Ethernet
- UART
- CAN-FD
- USB 2.0
- SPI
- 12C

Multi rate EMAC supported in: 1 x 100GE, 2 x 50GE, 1 x 40GE, 2 x 25GE, and 4 x 10GE configurations [1].

IV. MICROSEMI SOC FPGAS

Microsemi has two midrange SoC FPGAs with on chip high speed serial links (like PCIE) and memory controllers (like DDR) they are

- PolarFire SoC FPGA
- Smart Fusion2 SoC FPGA

A. Polar Fire SoC FPGA

- 2x PCIE Gen 2 with x1, x2, x4 configurations
- DDR3/4 Support [9].
- LPDDR3/4 support [9].
- Gb-Ethernet with SGMII [9].
- 12.7 Gbps transceivers – power optimized transceivers [9].
- 461k logic elements consisting of a 4-input Look-Up Table (LUT) with a
Complicity of High-End SOC-FPGA’s for Data Centers

A. Features of Agilex I-Series FPGAs

Memory Devices Supported:
- DDR4

B. Salient features of Smart Fusion2 SoC FPGA Family [10]
- 150K LE device reliable flash-based FPGA fabric [10].
- 166 MHz Cortex™-M3 processor [10].
- PCIe Gen2 x4, x2, x1 configurations
- DDR3 SDRAM
- SRAM & eNVM Support
- SMA connectors for SERDES [10].
- USB Micro-AB, USB mini-B Connectors
- RJ45 for 10/100/1000 Ethernet [10].
- Debug LED/switches
- J60, J30 FMC Connectors [10].

V. INTEL SOC FPGAS

For data center applications Intel announced Agilex SOC FPGAs in three series (F, I, M Series), common features of Agilex series FPGAs are given by:
- On Chip Processing System with
  - Quad-core 64 bit ARM Cortex-A53 with maximum operating frequency up to 1.41 GHz
  - 32 KB Instruction and Data cache
  - NEON coprocessor
  - 1 MB L2 cache
  - Direct memory access (DMA)
  - System memory management unit
  - Cache coherence unit
  - Hard memory controllers
  - Supports AES For security
  - On-chip timers available:
    - General purpose timers x7
    - watchdog timer x4
    - On-chip controllers/MAC for Communication protocols
  - USB 2.0x2,
  - 1G EMAC x3
  - UART x2
  - Serial peripheral interface (SPI) x4
  - I2C x5
  - High Speed Interconnects in F-Tile
  - PCI Express with Gen4 x16 lanes [7]
  - Bifurcatable 400 GbE hard IP block (10/25/50/100/200/400 GbE FEC/PCS/MAC) [7]
  - Bifurcatable 200 GbE hard IP block (10/25/50/100/200 GbE FEC/PCS) [7]
  - 600G Interlaken [7]
  - Supports IEEE 1588 [7]
    - High Speed Interconnects in R-Tile
  - PCIe hard IP block (Gen5 x16) [7]
  - Compute Express Interface (CXL) - Link width supports in both x16 lanes and x8 lanes [7]
  - SRIOV Support [7]

A. Features of Agilex I-Series FPGAs

Memory Devices Supported:
- DDR4

B. Features of Agilex F-Series FPGAs

Memory Devices Supported:
- DDR4

C. Agilex M-series FPGAs

The features of Agilex M-Series FPGAs are yet to be release, and it is expected with HBM & DDR5 memory controllers.

VI. ACHRONIX SPEEDSTER-7T FPGAS

Achronix has announced speedster 7nm FPGAs for High Bandwidth applications in 4variants, Features of speedster 7t FPGA is given in below table.

<table>
<thead>
<tr>
<th>Features / Peripherals</th>
<th>Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AC7t750</td>
</tr>
<tr>
<td>6-input LUTs</td>
<td>363K</td>
</tr>
<tr>
<td>Embedded memory</td>
<td>100 Mb</td>
</tr>
<tr>
<td>MLP blocks</td>
<td>336</td>
</tr>
<tr>
<td>Dedicated GPIO</td>
<td>32</td>
</tr>
<tr>
<td>Additional GPIO</td>
<td>150</td>
</tr>
<tr>
<td>DDR5 channels</td>
<td>1</td>
</tr>
<tr>
<td>GDDR6</td>
<td>8 channels</td>
</tr>
<tr>
<td>PCIe Gen5</td>
<td>One ×16</td>
</tr>
<tr>
<td>Ethernet</td>
<td>8 lanes, 2x400G or 8x100G</td>
</tr>
<tr>
<td></td>
<td>16 lanes, 4x400G or 16x100G</td>
</tr>
<tr>
<td></td>
<td>16 lanes, 8x400G or 32x100G</td>
</tr>
<tr>
<td>SerDes (112Gbps)</td>
<td>24 + 16</td>
</tr>
</tbody>
</table>

VII. CONCLUSION

Industry giants like Microsoft, Intel, AMD started to push the FPGA based data accelerators into the data centers. High-end SoC FPGA’s / EFPGA’s are one of the major solutions for demand handling data traffic in various aspects.
In this paper, introduced the various requirements of datacenters and briefed the data rates of high-speed connectivity protocols like PCIe, Ethernet & Memory controllers like DDR & GDDR versions, explained the FPGA compliance in datacenter applications and analyzed the latest SOC-FPGA architectures with their features like on-chip interconnects and controllers, supported protocols, Interconnects, Network connectivity, Bandwidth.

REFERENCES


AUTHORS PROFILE

R Anil Kumar Working as Sr. Design Engineer in Sion Semiconductors Private Limited Bangalore, Completed post-graduation M.Tech in VLSI System Design from Anurag Group of Institutions, his areas of interest are, ASIC Design, SOC Architectures, FPGA Design and Serial Link interconnects like PCI-Express, Ethernet.