

# Optimization Method for Delay and Power Using Enhanced CSS FLIP FLOP with 24 Transistors

G. Ravi kishore, N. M. Nandhitha

**Abstract:** New way optimization method is an Enhanced CSS  $F^2$  A new method titled in this paper to explain the improved flip flop design with 24 transistor's using circuit-shared static flip-flop (ECSSFlip Flop).this implementation enhances power and delay where we utilize 5 NOR gates and 2 INV's(inverters), these methods are these methods are utilized in the quality cell libraries, The ECSS FLIP FLOP utilizes a positive intercessor clock signal, it is produced from a main clock, to require information into a main latch and a negative fringe of the foundation clock to carry the info during a gated latch. Cadence(Virtuoso) simulations at 180- $\mu$ m found optimized at different frequency now the ability by a power dissipation of 9.516nW and delay by 3.634 ns in comparison to CSS FLIP FLOP

**Keyword's:** ECSS FLIP FLOP, FLIP FLOP (  $F^2$  )  
Power, Delay, gate

## I. INTRODUCTION

In digital VLSI circuits the efficiency of both power & delay has become the bottleneck and tougher. advanced technology needs a great implementation, over a decade CMOS technology has showed advancement in reducing the power & delay in IC designs. Digital logic design implementations with universal gates or logic gates improved the functionality of many circuits to optimize the power dissipation or delay of the proposed circuit. Now the enhancement made with a concept of how to approach a new way with low power & frequency techniques with decreased applied voltage is direct metod to attain minimized power and adjusting the frequency for delay plays crucial role. we know CMOS is known for less power relying up on supply voltage, now the designers task is to plan FF's as they're wide employed in digital systems like a broadly useful register, a pipeline register and a limited state machine.

is for very low power digital circuits. It consists of 5 NOR and 2INV's gates. The count of transistors 24, that is same because we know the typical circuit shared static  $f^2$  (CSSF $^2$ ). Our proposed  $f^2$  achieved over- dissipation of 5.884nW and clock atomic weight delay of 3.461 ns, at 0.5-V Power supply and 1MHZ clock frequency.

**Revised Manuscript Received on March 5, 2020.**

**G. Ravi kishore**, Research Scholar,,Sathyabama University  
Email:ravikishore@vjit.ac.in

**Dr.N.M.Nandhitha** , Research Supervisor and Professor & Dean,School of  
EEE,Sathyabama University, Email: nandhi\_n\_m@yahoo.co.in

## II. LITERATURE SURVEY

The approach given in this study is written with an aim to beat the barriers of the downsides. the discussion is formed in a absolute edge trigger register flip flop that is made on the master slave idea concept that isn't at all sensitive to any cover of clock called timed CMOS or CSSMOS [1]. Ultimately an investigation of transistor size has demonstrated that base estimated transistors should be utilized if the parasitic capacitances are not exactly the dynamic door capacitances in a course of rationale entryways [2]. Moreover, in all cases, the aim in down in power consumption is clear: moderate the circuit very slow as attainable, with the minimum possible offer voltage.[3]. A huge conversation are unmistakable in the power of intensity dissemination region calculation as conjointly on correlation methodology and creative investigation. the point of the examination system is to coordinate a huge exhibit of flip-flop topology in CMOS innovation [4].

### **Disadvantages and Draw Backs for existing techniques:**

The CSS FLIP FLOP is the most helpful technique compared to alternative typical techniques, however yet we have to find power dissipation and delay for optimization. TheCSS FLIP FLOP carries with it same 24 transistors as TBF $^2$ . TBF $^2$  are utilized in standard cell libraries. However utilization (TBFF) becomes very narrow to work with low voltages below the  $V_{th}$ . Proper reason behind this is the yield of the tri state buffers are connected in wired-Or can lead to the increase of the power dissipation. The NLF $^2$  and CLF $^2$  contain more number of transistors compared to TBFF and CSS  $F^2$ . If the semiconductor device count was increased the area or power dissipation may also increase.

To define the low power and less delay  $F^2$ , we propose associate Enhance Circuit Shared Static  $F^2$  contains Nor's and INV's with a small range of Transistors. Can be operated at lower voltages

## III. NEW WAY TECHNIQUE:

Proposed Enhance circuit shared static flip-flop (ECSS  $F^2$ ) Consists of gates which include 5 universal NORs (NOR1-NOR5) and 2 Inverters, and also the total range of transistors are twenty four. The Inverters are used to generate management signals of CLKB and CLK2 from root clock of CLK. NOR1, NOR2, and NOR3 structure an ace lock, while NOR3, NOR4, and NOR5 structure a slave. We can find that NOR3 is shared both inside the ace and slave locks, and is adjusted to accumulate data in the master latch and transfer it to the slave latch. Found with this way we can Enhance circuit shared static flip-flop (ECSS  $F^2$ ) works.




Fig.1. Schematic diagram (ECSS FLIP FLOP)

**NOR and NOT gate Designing:** An implementation to Nor Gate which belongs to logic family. it's also named as universal gate because of its implementation on different gates. Nor operation is defined as  $Y = \sim(A+B)$ . Whenever the both inputs

are '0', then the outcome will be '1', to the remaining in and out's will be '0'. The static nor is designed with the combination of PMOS and NMOS, that is as shown in figure CMOS.




Fig.2. Nor diagram Schematic

**Not Gate:**

An implementation to Nor Gate know as logic gate . It is also called as buffer or inverter. normally logical Not operation is  $Y = \sim A$ . basically for every zero input we get an one as output and for every one we get zero as output. Two inverters connected in a series can form a buffer. In the conversion of NOR logic to OR and NAND logic to AND we need NOT gate. The static Not gate is combination of PMOS and NMOS, which is known as CMOS. Below figure shows the schematic.




Fig.3. Not Schematic

Timing outline of circuit output is shown in the fig.4. The First latch operates using a positive fringe of control signal of CLK2. once input data, CLK2, and CLKB are low and high, severally, NOR1 works as an electrical converter and the outcome of NOR3 is reset to low. Thus, NOR2 conjointly works as Associate in Nursing inverter, and the data is transferred to QM as "D0". Then, once CLK2 and CLKB become '1' and '0', severally, the outcome of NOR1 is reset to '0'. Therefore, NOR2 and NOR3 type the master latch.

To utilize time perfectly, the other latch frequently uses a negative edge of clock signal of CLK. once CLK and CLKB are '1' and '0', accordingly, now out put of NOR4 is reset to '0' and NOR5 works as an inverter. Then, once CLK and CLKB become '0' and '1', severally, the output NOR3 is reset to low. Therefore, NOR4 and NOR5 type the slave latch, and the data is control at letter as "D0". present proposed method EHANCE\_CSS F<sup>2</sup> which operates as a master-slave flip- flop with less number of transistors.




Fig.4. simulated Timing Diagram for enhanced CSS FLIP FLOP

Simulated Waveform:




Fig.5. Power delay variations in simulated Waveform of ECSS FLIP FLOP

Power Graph:




Fig.6. Finding Dissipation of Flip Flops as a work of VDD

Delay Graph:




Fig.7. Delay of Flip Flop as a work

TABLE I

FlipFlops	Freque ncy (MHz)	Power (nW)	Delay (ns)
24T (CSSFlip Flop)	1	15.4	17.4
ECSS Flip Flop	1 (V-bit)	5.884	3.461
ECSS Flip Flop	0.41- 1.0 (V- pulse)	12.22	3.439
ECSSFlip Flop	0.41- 1.0 (V- bit)	6.396	3.634

## Outcomes for the P & D variations

The work of the flip disappointment can explain depending on the parameters, for example, Frequency, PMOS, NMOS Width, Power and Area. The working recurrence of Enhanced CSS FLIP FLOP was great when contrasted with different techniques

TABLE II

FF	P-MOS	N-MOS	Frequency	Voltage	Power	Delay
	Width ( $\mu\text{m}$ )	Width ( $\mu\text{m}$ )	(MHz)	(V)	(nW)	(ns)
ECSS FLIP FLOP (180nM)	1.37	1	1	0.5	5.884	3.461

ECSS FLIP FLOP Values At 0.5V

## IV. CONCLUSION & FUTURE SCOPE

Cadence/SPICE simulation in 180  $\mu\text{m}$  and 90  $\mu\text{m}$  standard CMOS process Our proposed ff achieved power- dissipation of 5.884 nw and clock delay of 3.461 ns , at 0.5-V Power supply and 1MHz clock frequency which optimized the power by 9.516 nw and delay by 13.939 ns is compared to CSS FLIP FLOP. present circuit can operate at 0.347 V with enhanced power dissipation low. This process can also be enforced in FIN-FET, SET & CNT-FET and in GNR to optimize power and delay.

## REFERENCES

1. M. S. Baghini, „A. K.Pudi N S , “ error tolerant CMOS configurations,” IEEE transactions on computers, vol. 65, no. 9, pp. 2820–2834, 2016.
2. Tetsuya Hirosey, Yuzuru Shizukuy, Nobutaka Kurokiy, Masahiro Numay, and Mitsuji Okadaz, A twenty four transistor static flip flop using nors and inverters for low power VLSIs
3. R. J. Baker, CMOS Circuit Design, Layout, and Simulation, Second Edition, IEEE Press, 2004.
4. Anshul Jain, Nitin Kumar Singh Chauhan, “Comparative Analysis of low area and low power D Flip-Flop for Different Logic Values.” The International Journal of Engineering and Science (IJES), Volume 3, Issue 8, Pages 15-19, 2014.
5. . T. Sheela, T. Muthumanickam, A. Nagappan “A LFSR based Binary Numeral System Using CMOS VLSI” International Journal of VLSI and Embedded Systems-IJVES, ISSN: 2249 – 6556, Vol 05, Article 12210; January 2014.
6. J. Friedrich, V. Zyuban, and E. Cannon, A.J. KleinOowski, “POWER optimization in local clocking and clocked storage elements,” in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 178 - 179.
7. J. Kwong, Y. Ramadass, N. Verma, M. Koesler, K. Huber, H. Moormann, and A. Chandrakasan, “A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-converter,” IEEE J. Solid-State Circuits, vol. 44, pp. 115-126, 2009.
8. H. Fuketa, K. Hirairi, T. Yasufuku, M. Takamiya, M. Nomura, H. Shinohara, T. Sakurai, “12.7-times Energy Efficiency Increase of 16-bit Integer Unit by Power Supply Voltage (VDD) Scaling from 1.2V to 310mV Enabled by Contention-less Flip-Flops (CLFF) and Separated VDD between Flip-Flops and Combinational Logics,” Int. Symp. Low Power Electronics and Design (ISLPED), pp. 163-168, 2011.

## AUTHORS PROFILE



**G.Ravikishore** got his B.Tech and M.Tech in Electronics and Communication Engineering from JNT college hyderabad and Bharath institute of higher education and research chennai, individually. He had 13 years of involvement with VLSI innovative work. He is persuing his Research on VLSI system Design for IOT applications. Right now working as Associate

Prof  
ECE  
essor,  
Department, Vidya Jyothi Insitute of Technology, Hyderabad. He has composed a few research and specialized papers in International journals and had more papers in Internatinal Journals. His principle inquire about interests are low power VLSI systems and Graphine nano strips implementaions on IOT. He is Member for IAENG and IEEE.



**Dr.N.M.Nandhitha is Professor & Dean,** School of Electrical & Electronics Engineering in Sathyabama institute of science and technology. She had graduation from Government College of Technology, Coimbatore in Electronics and Communication