

# An Energy Efficient Binary Magnitude Comparator for Nanotechnology Applications

Divya Tripathi, Subodh Wairya

**Abstract:** Quantum-dot cellular automata (QCA) is inventive nanotechnology that suggest lesser size, lesser power consumption, with more rapid speeds and deliberated as a clarification to the scaling difficulties with CMOS technology. Physical bounds of CMOS for instance the effects of quantum and the limits of technologies like power dissipation obstruct the motion of microelectronics using consistent circuit scaling. In this paper, a 1-bit binary magnitude comparator circuit is proposed that takes down the count of QCA cells related to the previously reported design's cell numbers. The proposed course of study involves just around 29 % of the total area as compared to the preceding design with the lesser speed and clocking cycle performance and energy dissipation also. QCA designerE tool is used for simulation and finding the parameters also. The projected magnitude comparator also compares the metrics result with some of the other preceding patterns.

**Keywords:** CMOS, QCA, cell, QCA designerE tool.

## I. INTRODUCTION

A binary magnitude comparator is a digital circuitry that have two binary inputs and shows the similarity between them whether one input is greater than, less than or equal to the second input. A precise wide research and growth in the field device technology for the earlier numerous years prepared it probable for originators quickly and constantly decrease semiconductor device size and controlling current. QCA is a leading technology that works a nano-metric scale level to perform logic computation [1]. QCA technology, is committed on a perception that the placement of an electron promising by Coulomb repulsion, although in CMOS device, is a essential voltage for computation [2].

In MOS devices the gate tunneling current upturns with the forthcoming size going despondent to bottomless submicron device geometrical procedure. In several open fields, it is anticipated that these device technologies are coming near to its physical boundaries. Several physical phenomena that contain two discrete states used to define a logic variable in two effective logic states, for example, electron spin, etc. The contemporary effort displayed that QCA can attain high density, fast switching speediness and room temperature performances [1-3].

Magnitude Comparators are broadly applied in CPU and microcontrollers. Since a basketful studies has been designed

for comparator design [1] in QCA, the proposed design takes, the more depressed field area and high calculation speed as compared to reported designs. QCA designer tool was adapted to simulation and verification of outcome in the physical forefront [6]. QCA based designs are better in parameters of velocity (high), integrity (higher) and power consumption (low) and the power of highly parallel processing. In summation, few enhancement is realized in the primitives results based on QCA design -

- We put in a compact magnitude comparator circuit which is adapted lower area. The invention has been achieved by utilizing existing comparator design.
- We synthesize the blocks in QCA designer which work along the principle of Columbia interaction.

The accomplishment of this employment such as complexity, area, latency is fairly secure and suitable for nano-electronics application [7]. This work is systematized in the following sections: Section 2 deals the necessary background related to QCA technology to read. Part 3 provides existing work related to the comparator circuit and also dispenses with an preceding work with its professionals and cons. Part 4 details the architecture, including the QCA design and the revelation of the consequences. Part 5 provides the comparative energy dissipation results based on preceding work and section 6 their conclusion.

## II. QCA CONCEPT

QCA is well-known on the four quantum dot in which full distance settles the two electrons [12]. A polarization framework in the cell is offered in Fig.1.a. The two polarizations are revealed as  $P=-1$ , i.e., binary '0' and  $P=+1$ , i.e., binary '1'. The activity of a cell is improved due to the columbic interface between cells. The two popular architecture in QCA is known as majority gate and inverter as shown in Fig.1b, 1c. The two identical logic information is transferred to two output node is shown in Fig.1.d. Generally QCA cells are collaborated by four phase clock. The four phase clock is unknown as a switch, hold, release and relaxes as offered in Fig. 1.f [8]. The simple QCA cell structural design is shown in Fig.1.g.

**Revised Manuscript Received on February 10, 2020.**


\* Correspondence Author

**Divya Tripathi\***, Electronics & Communication Engineering, Lucknow, India. Email: divyatripathi.cest@gmail.com

**Subodh Wairya**, Electronics & Communication Engineering, Lucknow, India.

At QCA, the elementary logic blocks are the not gate and the majority gate, where

$$Maj(A, B, C) = AB + BC + CA \quad (1)$$




**Fig.1.** QCA Conception (a) Polarization (b) Majority Gate Circuit (c) Inverter QCA Cell (d) Fan-Out (e) Clocking (f) Research of cell (g) Cell design[9]

### III. EXISTING WORK


#### A Existing QCA Comparator

Al-Shafil et al. [11] have established a QCA magnitude comparator design without wire-crossing, which is shown in Fig. 2. In this QCA comparator design 0.182  $\mu\text{m}^2$  area and 117 QCA cells used




**Fig. 2** QCA layout of magnitude comparator design -1  
Shinha Roy et al. [12] have planned a QCA magnitude comparator circuit based on layered-T OR and AND gates, which is shown in Fig.3 (a) and (b)

This QCA multilayer comparator circuit utilized 0.039  $\mu\text{m}^2$  & 0.028  $\mu\text{m}^2$  area and 37 and 40 QCA cells respectively.




**Fig. 3.** QCA layout of magnitude comparator design-2  
Ghosh et al.[16] have designed a QCA comparator circuit, which is publicized in Fig. 4. This QCA comparator design required 0.06  $\mu\text{m}^2$  area and 73 QCA cells.



**Fig. 4.** QCA layout of magnitude comparator design-3

Bhoi et al.[17] have planned a QCA 1 bit magnitude comparator circuit, which is presented in Fig.5. This design utilized 220 QCA cells and 0.23  $\mu\text{m}^2$  area



**Fig. 5.** QCA layout of magnitude comparator design-4

Akter et al.[18] projected a QCA comparator design by using TR and Feynman gates, which is shown in Fig. 6. This QCA comparator required 87 qca cells and 0.12  $\mu\text{m}^2$  area




Fig. 6. QCA layout of magnitude comparator design- 5

Ahmadreza Shiri [20] suggested QCA magnitude comparator circuit based on XNOR gate having 38 cells and 0.30µm<sup>2</sup> shown in fig. 7.




Fig. 7. QCA layout of magnitude comparator design -6

#### IV. PROPOSED WORK

Comparator can be designated as a combinational circuit which compares the assessment of two binary numbers and explains if one of them is identical to, bigger than, or less than another number. If the binary numbers are A and B, then the outcome is detailed by

$$\begin{aligned}
 A = B &\longrightarrow AB + \overline{A}\overline{B} \\
 A < B &\longrightarrow \overline{A}B \\
 A > B &\longrightarrow A\overline{B}
 \end{aligned}
 \tag{2}$$




Fig.8. Schematic Of 1-Bit Magnitude Comparator




Fig.9. QCA Layout of Proposed 1 Bit Magnitude Comparator





Fig. 10. Simulation Result Of Proposed 1 Bit Comparator

The proposed comparator contains 27 QCA cells and 0.04µm<sup>2</sup> area.

The various designs of magnitude comparator comparison shown in Table-I which indicates that the proposed design is efficient and optimum in terms of number of cells and latency as compare to the preceding existing design.


**Table I - Comparison of various QCA Magnitude Comparator**

QCA Comparator	No. Of Cells	Area (in $\mu\text{m}^2$ )	Latency (Clocking Cycles)
Previous 1-bit Comparator design-1 Fig.2	117	0.182	1.00
Previous 1-bit Comparator design-2 Fig.3	40	0.028	1.00
Previous 1-bit Comparator design-3 Fig.4	73	0.06	1.00
Previous 1-bit Comparator design-4 Fig.5	220	0.23	0.75
Previous 1-bit Comparator design-5 Fig.6	87	0.12	0.50
Previous 1-bit Comparator design-6 Fig.7	38	0.30	0.50
Proposed 1-bit Comparator Fig.10	27	0.04	0.25



**Fig.11. Comparison chart for various designs of Magnitude Comparator**

During execution, each QCA cell depletes equal quantity of energy in per clock cycle. The energy dissipation by the full QCA design is estimated by the first certain power dissipation model [19].QCAE Pro is used for prediction of energy dissipation in proposed QCA comparator design [20-21].



**Fig. 12. Default Parameter of Bistable approximation**

The QCADesigner has three specific simulation engines which implement an exhaustive verification of the system or a set of user chosen vectors here we are using Bistable simulation engine which exploits an approximation based on the contact between two cells is modeled as a simple two state system. The distance between centers of adjacent cells is of 2nm as there must be to some extent more detachment between electrons of neighboring cells. The defaulting parameters for simulation of proposed magnitude comparator is shown in Fig.-12

In table II a study of energy dissipation of the planned design is shown in the table E\_bath\_total is energy dissipation in each cycle, Sum\_bath total energy dissipation,  $A_b$ ,  $A_c$  is the average bath and average clock energy dissipation during simulation. The value of energy dissipation of each cycle is taken from the QCA Pro tool which is shown in table-II,


V. RESULTS AND COMPARISON

Table-II Energy dissipation in (E<sub>v</sub>) by the designed magnitude comparator

E <sub>bath_total</sub> (E <sub>bat</sub> )	E <sub>clk_total</sub> (E <sub>ctk</sub> )	E <sub>Error_total</sub> (E <sub>Err</sub> )	Sum <sub>bath</sub> (S <sub>b</sub> )	Avg <sub>bath</sub> (A <sub>b</sub> )	Sum <sub>clk</sub> (S <sub>c</sub> )	Avg <sub>clk</sub> (A <sub>c</sub> )
1.67E-03	8.09E-04	-5.73				
2.13E-03	8.25E-04	-2.22E-04				
1.30E-03	1.58E-03	-1.31E-04				
1.82E-03	7.36E-04	-1.91E-04				
1.67E-03	8.09E-04	-1.73E-04	1.90E-02 (Er:-1.97e-003)	1.73E-04 (Er:-1.79e-004)	1.11E-02	1.01E-03
2.13E-03	8.25E-04	-2.22E-04				
1.30E-03	1.58E-03	-1.31E-04				
1.82E-03	7.36E-03	-1.91E-04				
1.67E-03	8.09E-04	-1.73E-04				
2.13E-03	8.25E-04	-2.22E-04				
1.30E-03	1.58E-03	-1.31E-04				

Table III: Comparison of dissipated energy (eV) by the proposed and existing magnitude comparator designs

Design	Sum <sub>bath</sub>	Avg <sub>bath</sub>	Sum <sub>clk</sub>	Avg <sub>clk</sub>
Previous 1-bit Comparator design-1 Fig.2	5.58e-002 (Er:-5.73e-003)	5.07e-003 (Er:-4.49e-004)	-3.02e-002	-2.74e-003
Previous 1-bit Comparator design-2 Fig.3	1.77e-002 (Er:-1.67e-003)	1.61e-003 (Er:-1.52e-004)	8.40e-003	7.64e-004
Previous 1-bit Comparator design-3 Fig.4	1.94e-002 (Er:-1.68e-003)	1.77e-003 (Er:-1.53e-004)	-7.83e-003	-7.11e-004
Previous 1-bit Comparator design-4 Fig.5	6.90e-002 (Er:-5.80e-003)	6.27e-003 (Er:-5.28e-004)	-2.71e-002	-2.47e-003
Previous 1-bit Comparator design-5 Fig.6	3.50e-002 (Er: -3.18e-003)	3.18e-003 (Er:-2.89e-004)	-1.44e-002	-1.31e-003
Previous 1-bit Comparator design-6 Fig.7	2.77e-002 (Er: -2.82-003)	2.52e-003 (Er:-2.57e-004)	-8.34e-004	-7.58e-005
Proposed 1-bit Comparator Fig.10	1.60e-002 (Er: -1.97e-003)	1.53e-003 (Er:1.97e-004)	1.11e-002	1.01e-003



**Fig.12-Comparison chart for various designs of Magnitude Comparator in terms of energy dissipation**

An extension of QCA Designer 2.0.3 is QCA designer E of Konard Walus [21]. It gives an idea of the energy depletion of QCA logic circuits. It works on after simulation and shown the total and average energy dissipation which is summarized in table -2 and table- 3. In the table  $E_{btx}$  is used to complete energy transmissions to the bath of all cells distributed for each clock cycle,  $E_{ctx}$  is the total energy transfer between QCA cells and the clock separated for each clock cycle,  $E_{Etx}$  is for each clock cycle,  $S_b$  is the sum of total energy moves to the bath through the entire simulation and  $S_{BE}$  is the related error.  $A_b$  is the average standards of the energy moving to the bath and the error for every single clock cycle.  $S_C$  is the movement of energy or from the clock during entire simulation, where  $A_C$  is the average energy moving through a clocking cycle. To complete the full simulation process, 1- bit magnitude comparator took 9 iterations to converge the initial steady state polarization.

A comparison of energy dissipation between proposed and existing designs is shown in table-3. It concludes that the proposed design of 1 bit magnitude comparator has very less energy dissipation as compared to existing designs.

## VI. CONCLUSION

In this work, an efficient design of 1-bit binary magnitude comparator has been planned. The proposed design is more effective as compared to preceding designs in terms of area and clocking cycle as well as energy dissipation also. The process of the proposed designs has been confirmed using QCA DesignerE tool. The proposed designs are compared with respect of the number of cells, area, latency (clocking cycle) and energy dissipation (eV). A simulation carried out and discloses that the proposed structure of the 1-bit comparator beat the state of the art of preceding designs and demonstrated promising ability against Nano electronics technology. Here in this work both the better primitive's results and proper simulation patterns of individual blocks have been accomplished concurrently. The proposed course of study involves just around 29 % of the area as compared to the preceding figure with the lesser speed and clocking cycle performance and energy dissipation also.

This magnitude comparator design can be applied in many computing applications like ALU, microcontroller and low power devices.

## REFERENCES

- H. Rashidi, A. Rezai, "High-performance full adder architecture in quantum-dot cellular automata" The Journal of Engineering, 7, 2017, pp.394-402.
- D. Mokhtari, A. Rezai, H. Rashidi, F. Rabiei, S. Emadi & A. Karimi. "Design of novel efficient full adder circuit for quantum-dot cellular automata technology". Facta University Series: Electronics & Energetic, 31, 2018, pp.279-285.
- I. Edrisi Arani, A. Rezai, "Novel circuit design of serial-parallel multiplier in quantum-dot cellular automata technology" Journal of Computational Electronics, 17, 2018 pp.1771-1779.
- M. Niknejad Divshali, A. Rezai, A. Karimi, "Towards multilayer QCA SISO shift register based on efficient D-FF circuits" International Journal of Theoretical Physics, 57, 2018, pp.3326-3339.
- H. Rashidi, A. Rezai, "Design of novel efficient multiplexer architecture for quantum-dot cellular automata", Journal of Nano and Electronic Physics, 1, 2017, pp.1-7.
- M. Balali, A. Rezai, H. Balali, F. Rabiei, S. Emadid, "Towards coplanar quantum-dot cellular automata adders based on efficient three-input XOR gate", Results in Physics, 7, 2017, pp. 1389-1395.
- D. Bahrepour, "A novel full comparator design based on quantum-dot cellular automata", International Journal of Information and Electronics Engineering, 15, 2015, pp. 406-410.
- J C. Das, D. De, "Reversible comparator design using quantum dot cellular automata", IETE Journal of Research., 62, 2016, 323-330.
- M D. Abdullah-Al-Shafi, A N. Bahar, "Optimized design and performance analysis of novel comparator and full adder in nanoscale" Cogent Engineering, 2016, 3.
- S. S. Roy, C. Mukherjee, S. Panda, A. K. Muchopadhyay & B. Maji, "Layered T comparator design using quantum-dot cellular automata", IEEE Conference Devices for Integrated Circuit. (DevIC), 2017,90-94.
- A. N. Bahar, S. Waheed, "A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis", Alexandria Engineering Journal, 2017,729-738.
- J. C. Das, D. De, "Novel low power reversible binary incrementer design using quantum-dot cellular automata", Microprocessor & Microsystems., 42, 2015, 10-23.
- A. Sarker, MD. Badrul Alam Miah, "Design of 1-bit comparator using 2 dot 1 electron quantum-dot cellular automata", Internaional Journal of Advance Computer Science Application, 2018, 8, 481-485.
- B. Ghosh, SH. Gupta, S Kumari, "Quantum dot cellular automata magnitude comparators," IEEE International Conference of Electronics Device & Solid State Circuit (EDSSC), 2012, 1-2.
- B. K. Bhoi, N. K. Misra, M. Pradhan, "A universal reversible gate architecture for designing n-bit comparator structure in quantum-dot cellular automata," International Journal of Grid and Distributed Computing, 10, 2017, 33-46.
- R. Akter, N Islam, S Waheed, "Implementation of reversible logic gate in quantum dot cellular automata", International journal of Computer Application, 109, 2017, 41-44.
- M. Balali, A. Rezai, H. Balali, F. Rabiei, S. Emadid, "A novel design of 5-input majority gate in quantum-dot cellular automata technology, "IEEE Symposium on Computer Application & Industrial Electronics, 2017, 13-16.
- Shiri,Ahmadreza, A. Rezai, & H. Mahmoodian. "Design of efficient coplanar comparator circuit in qca technology", Facta Universitatis, Series: Electronics and Energetics, 32.1,2019, 119-128
- S. Srivastava, S. Sarkar, S. Bhanja, "Estimation of Upper Bound of Power Dissipation in QCACircuits", IEEE Transactions on Nanotechnology,2009,116-127.
- S. Srivastava, A. Asthana, S. Bhanja, S. Sarkar, "QCAPro – An error-power estimation tool for QCA circuit design," IEEE International Symposium of Circuits and Systems (ISCAS), 2011, pp.-2377-2380.
- K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, "QCA Designer: a rapid design and simulation tool for quantum- dot cellular automata," IEEE Transactions on Nanotechnology, vol. 3, no. 1, 2004, pp. 26-31.

## AUTHORS PROFILE



**Divya Tripathi**, she did B. Tech. in Electronics & Communication from UPTU, Lucknow, India in 2009 and M. Tech VLSI Design from JVVU, Jaipur, India, in 2012. At present she is pursuing her Ph.D Degree in Electronics Engineering from the Dr. A P J Abdul Kalam Technical University, Lucknow, India.. Her current research interests include low power, high speed VLSI circuits and Nanoelectronics.



**Dr. Subodh Wairya**, he did B. Tech (1993), M.Tech and Ph.D (2012) from HBTI, Kanpur, Jadavpur University, Kolkata and MNNIT Allahabad, India, respectively. His research intrest are High speed network, Low power VLSI, Nanoelectronics. At present , he is Professor at IET, lucknow from 6 May 1996-Present. .He has also served as Scientist “B” Adhoc (One Year) at DRDO, Lucknow during January, 1995-January, 1996 and Graduate Engineer under Consultancy Project at HAL, Lucknow during From January, 1994-January, 1995 (one year).