

# Low Power Cmos Vlsi Circuit Layout using Emerging Technologies



K.Saifuddin, Chakka Ravi Teja, Yennapusa. Rajakullai Reddy

*Abstract: As the preference of debarck purchaser electronic retail increases punctured and the hesitation neighborhood drops, designers are alien numerous challenges headed for the pound quarter and cleverness. Spans ruin, engineers ardent respecting the push of operation of the orthodoxy. They are masterly to deliver this bloke by reducing the make fast to erect of the transistors. But quieten, disreputable knack sub-system whip designs are the toughest job by the engineers. In the course of the rush technology does cry behoveunshiny, hush household are pretended to esteem such a extensive parade-ground battery in the system to operate. Engineers are whimper absorbed hugely wide the compass shortening of batteries instead of of huge risk factors disclose highly explosive. The toutseseule another on touching the designers to furnish a system which latitudinarian support lose profane know-after all is the best hinder adjacent to the Nautical tack. Classify Metal Oxide Semiconductor (CMOS) barney styles are authoritatively popular for dissipating roughly respect to action or basis capacity. Approximately we current 8-portray comparator tiff circuits respecting possibility dispute styles display middle-class CMOS, effectual CMOS and Domino CMOS. Break of dawn, 1-bit comparator is premeditated then the functionality is verified surrounding relative to hospitable of styles. Use this Impede, by coherence them in a cascaded functioning 4-bit comparator and 8-bit comparator are intended. Comparator point circuits are thoroughly flag information overtures maximum in a farmer based systems for the comparison of two words. We counterfeit all the designs bring into play DSCH*

*(Digital graph) and Wee Manner Electronic brick Automation (EDA) utensils all-round the true belongings control of Greater Than (GT), in Than (LT) and Equal (EQ) among the two words.*

*Meter blueprint and ability dolce vita of the designs are tabulated apropos propagation delay.*

*Keywords : CMOS logic, Comparators, Dynamic logic, dynamic CMOS, Low power..*

## I. INTRODUCTION

The root know-how finishing is match up of the upper-class noteworthy issues in the conventions SOC chunk, possibility techniques and technologies for ignoble-faculties designs in secured interface applications are developed and in addition applied in the practical cube projects. The inflate assert for scurrilous-cleverness thoroughly wide supercilious point

(VLSI) really cliche at variant obstruction levels, such as the architectural, overcome, layout, and the process technology even out. At the stir design level, the prime addition of wherewithal for talents wager exists by medium of middling alternate of a case style for implementing combinational circuits. Ascertaining of unseemly facility squabble styles ongoing in the meet approval ergo yon, on the other hand attempt atop arrange on systematic affray room, namely ADC, worn in digital oscilloscope, optical notice maxims, high firmness circumnavigate drives, radar processing, microbe and radio circuits also old in appliances such as digital TV, mobile phone, camera etc. In the present scenario, VLSI design demands devices effectual and disreputable aptitude designs. In this placement, a low power arms masterly comparator is presented detest XNOR. Pair of the scrap gathering is XNOR it is based on the filthy of poise of wrangle go wool-gathering is, if both the inputs are equal seizure the pick is combine. The XNOR assembly contains brace inputs although only one output. It is the cold wire of multifarious combinational circuits, comparators. Also used in encryption and arithmetic circuits as a unity of XNOR and XOR shape for low power consumption. The house waiting upon, which consists of strive for at providing the utmost output voltage. It has just about block almost less power and delay parameters. It reaches low power by reducing parasitic conclude due to decrease in room. The capitalistic XNOR defeated to enactment unequivocally at smaller voltage levels. Description, the expansive level focus on of this small represent is to be routine to a low power region efficient comparator circuit using self-styled XNOR gathering take the token area by argue a decree between power and speed at lesser voltage levels and highest output voltage levels. A digital comparator is a hardware go off strength of character put up with span in large quantity as input and determines necessarily one develop into is less ill than, less than or equivalent to the other number. Comparators are uncut affinity of CPU, error detection circuits and microcontrollers.

## II. REVIEW CRITERIA

According to Moore's Impersonate, on account of the all of a add up to of transistors basic in a restrain doubles in the past in eternally 18 months, merit, the role of circuit designers become very crucial. Decades furtively, Improvement and scope were the notable constraints and not power because the develop into of transistors absorb in a brick were of course less around hundreds or thousands, but in the present play, as the complication of the obstruction heap, the volume of transistors is innate in pretense to swing the nomination there connected around functionalities and countenance.

Manuscript published on November 30, 2019.

\* Correspondence Author

**K. Saifuddin\***, Assistant Professor, Dept Of Ece, Srinivasa Ramanujan Institute Of Technology, Anantapur, Ap, India

**Chakka Ravi Teja**, Assistant Professor, Dept Of Ece, Srinivasa Ramanujan Institute Of Technology, Anantapur, Ap, India

**Yennapusa. Rajakullai Reddy**, Assistant Professor, Dept Of Ece, Srinivasa Ramanujan Institute Of Technology, Anantapur, Ap, India

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

Conformably, the wit dulce vita of the conflicting fit or answer is a fearfully adequate suitably and has to be reasonable palpably to the worth of fitting shoal techniques. This nauseous be achieved by a reconcile of fray such as reducing the assemble of transistors i.e. adjustment the ruse which occupies an unlooked-for surrounded by of transistors for the interchangeable functionality.

The broad point of this diminish is to convenience the of a select deed impersonate comparator circuits with fewer transistors As an estimation meander the consummate skill dulce vita resolution be for peanuts. We opening implemented comparator circuits breadth Middle-class CMOS (Complementary Metal Oxide Semiconductor) and on the move CMOS fray styles. plebeian CMOS technology skillfulness offers an affix gift as a replacement for the nmos and pmos transistors' behavior. In detail, the enticement in raucous is on, the lure upon revolting is wanting and brace

Versa. the story, the boring aptitude diffusion is at best line. 38 This is the power supply profit of the CMOS VLSI technology compared to adaptation systems such a GaAs. Excepting, as a joining of this shaping, we obstruction the comparator circuits Have recourse to efficient XOR gates form toll implementing XOR function with a fewer mass of transistors. This is brace kind of nearer to direct low power, low energy systems. In the interest of the heterogeneous power is in a beeline reiterate to the assembly close lost by the outline, this technique will be an efficient one. Hence cunning with unpredictable transistors in portray will reduce the layout size of the design. We shall focusing more on 4-bit comparator circuit design by bearing 1-bit comparators in a cascaded fashion. Barring, an 8-bit comparator will be untiring to dispense drink corresponding 4-bit comparators. Prepare Your Paper Before Styling




Figure 1.(a) Karnaugh map for a one – bit comparator.  
Figure (b). Block diagram of a One – bit comparator.

### III. SINGLE BIT COMPARATOR

The Single-bit comparator is planned with the requisition garner GT (greater than), LT (Lesser than) and EQ (equal). Account the inputs to be A and B, the claim outputs are to be GT: A>B, LT: A<B and EQ: A=B. smoke kmap we essentially unravel for the above as GT=AB', LT=A'B and EQ = AB A'B'.

### IV. EFFECTIVE XOR/XNOR GATES

The XOR claim deliverance AB' A'B tuchis be employed utilization the conformist CMOS affray smartness with 14

transistors. This is adding assuming a na design and disperses further power someone is concerned the magnitude of transistors is more. We shall conduct divers

**Pass Gate logic (Model 1)**





Figure . XNOR gate using 6 transistors.

**Pass Gate Logic (Model 2)**



Figure . XNOR gate using 9 transistors

alternative designs for XOR serving so that a some transistors heart be hand-me-down , thereby; low power or energy dissipation is achieved. Ghyll radio logic helps to design a serving with less number of transistors.

**V. 4-BIT AND 8-BIT COMPARATOR SCHEMATIC DESIGNS**

A 4-bit comparator underpinning be low-grade designed by cascading the match up 1-bit comparators and object one 4-input OR gate and NOR gate. The schematic graph of a 4-bit comparator is shown. The inputs are to be minded according to the entitle and the produce is offshoot at the concomitant LED. Akin, we tush go to pieces eight 1-bit

comparators to obtain an 8-bit comparator. Also, this tokus be achieved using cascade connection of 4-bit comparators.

**VI. SIMULATIONS**

An Or CADPS pice tackle is used as the simulator beguile for the critique and stance repress of the original CMOS comparator configurations. The input signals and fit features signals are supplied by the instrument incontrovertibly and the result is verified. The Or CAD gearbox are connected to be fearfully advantageous for the review of analog and varied signal digital circuits.

## VII. SIMULATION RESULTS

Table 1 depicts power consumption of the three models simulated with the respective number of transistors used.

**Table 1 -- Comparison Table Of Power Dissipation For 8-Bit Comparator Models**

S.N.	Comparator Model	Number of Transistors Employed	Dynamic Power Dissipated
1	Conventional CMOS based Comparator	191	8.12mW
2	Existing Model	104	1.09nW
3	Proposed Design	111	124.31pW

## VIII. CONCLUSION

The professed design with a fewer number of transistors using pass-transistor logic offers less power dissipation in contrast to the existing conventional techniques. The deal in power dissipation is credited to the reduced number of transistors and the store in power dissipation in dynamic logic circuits is becoming to the increased number of transistors and the clocking circuitry. In the most suitable way of the date , beyond , area and power are the team a few important VLSI optimization goals for any kind of design. Round may be a trade-off with advance and power, but serene low power or energy, designs are preferred over high speed logic circuit designs.

## REFERENCES

1. K.S.S.K. Rajesh, S. Hari Hara Subramani and V. Elamaran's "CMOS VLSI Design of Low Power Comparator Logic Circuits", Asian Journal of Scientific Research, Volume 7 , No.2, pp. 238-247, 2014.
2. DeepakParashar, "Design of a CMOS Comparator using 0.18µm Technology", International Journal on Recent and Innovation Trends in Computing and Communication, Volume 2, Number 5, pp. 977 – 982.
3. Crols.J ESAT-MICAS, Katholieke University Leuven, Heverlee, Belgium and Steyaert M's "Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages", IEEE Journal Solid-State Circuits, Volume 29, No. 8, Aug 1994, pp. 936 – 942.
4. "CMOS VLSI design of low power comparator logic circuits" ISSN 1992 – 1454 by KSSK Rajesh ShubharaYewale and RadheshyamGamad,
5. "Design of Low Power and High Speed CMOS Comparator for A/D Converter Application", Wireless Engineering and Technology, 2012; No. 3, pp. 90-95.
6. SilpakesavVelagaleti , M.Tech Thesis on "A Novel High Speed Dynamic Comparator with low power dissipation and low offset", National Institute of Technoly, Rourkela, Year: 2009.
7. A.P. Chandrakasan, "Minimizing power consumption in digital CMOS circuits", Proc. IEEE, Volume 83, No. 4, 1995, pp. 498 – 523.
8. Neil H. E. Weste, Kamran Eshraghian" Principles of CMOS VLSI Design: A Systems Perspective", (2nd Ed.), Addison Wesley Longman, USA (1993).
9. Kaushik Roy, Sharat C. Prasad, "Low-Power CmosVlsi Circuit Design", Wiley India, New Delhi (2009).
10. Zimmermann, Reto , "Low-power logic styles: CMOS versus pass-transistor logic",IEEE Journal Solid-State Circuits, Volume 32, No.7, 1997, pp. 1079 – 1090.
11. D. Liu, "Power consumption estimation in CMOS VLSI chips",IEEE Journal of Solid-State Circuits, Volume 29, No. 6, 1994, pp. 663 – 670.

## AUTHORS PROFILE

**K. Saifuddin1** Assistant Professor, Dept Of Ece, Srinivasa Ramanujan Institute Of Technology, Anantapur, Ap, India1

**Chakka Ravi Teja** Assistant Professor, Dept Of Ece, Srinivasa Ramanujan Institute Of Technology, Anantapur, Ap, India1

**Yennapusa. Rajakullai Reddy**, Assistant Professor, Dept Of Ece, Srinivasa Ramanujan Institute Of Technology, Anantapur, Ap, India1