

Comprehensive Examination on Resistive Random Access Memory



K.G.Dharani, S.Bhavani, S.Hridya

ABSTRACT: With the latest advances in materials science, resistive random access memory (RRAM) devices are attracting non-volatile, low power consumption, non-destructive read, and high density memory. Related performance parameters for RRAM devices include operating voltage, operating speed, resistivity, durability, retention time, device yield, and multi-level storage. Numerous resistive mechanisms, such as conductive filaments, space charge limited conduction, trap charging and discharging, Schottky emission, and pool-Frenkel emission, have been proposed to explain the resistance switches of RRAM devices. Therefore, in this work, different oxide-based random access memories (RRAMs) were provided for comprehensive investigation of neuromorphic calculations. With the development of RRAM, the physical mechanism of conduction, the basic history of neuromorphic calculations begins. Finally, suggestions for future research, as well as waiting for the challenges of RRAM equipment, are given.

Key Words: Resistive Random Access Memory, Resistance Ratio, Endurance, Retention Time and Resistive Switching

I. INTRODUCTION

In the previous couple of decades, silicon-based semiconductor innovation has made incredible progress in the electronics showcase. As highlight sizes keep on downsizing, the physical confinements of conventional flash memory are close. RRAM, short for resistive random access memories, takes a shot at the premise of reversible resistance switching (RS) between various resistance states. RRAM is a promising contender for cutting edge memory in view of its straightforward structure, low working power, ultra-rapid, great adaptability, similarity with standard semiconductor process advances, and the reasonableness of 3D combination [1-3] preferences.

A stack of effort has been given to using RRAM from the end [4, 5]. In any case, at present, some difficulties lower the true marketing of RRAM, including the exposure of not large equipment, the lack of a deep understanding of physical systems and the substance of the SAR procedure, and cycle to- well visible and cycle gadget variety gadget of RS parameters [6, 7].

Optimization of the technique for operation is a significant method to improve RRAM execution, for example, consistency, on/off ratio, and endurance. In this manner, it is of incredible noteworthiness to examine the electrical operation technique for RRAM.

In this article, concentrating on the RRAM operation strategy, we will present diverse electrical estimation strategies and their presentation for formation, set impact, reset and read operations, and RRAM.

II. LITERATURE SURVEY

Resistive random access memory is based on memory, and its resistivity can be switched between a resistor switching mechanism, an electrical ground, and a high and low resistance state [8].

A. Switching Activity of RRAM

Unipolar and bipolar are the two main switching activity of RRAM. Figure 1 shows the switching characteristics of the RRAM.




Figure.2. Switching Characteristics of RRAM

Figure 2 (a) shows the transition characteristics of a unipolar RRAM. Here, the current compliance, the cutoff current is the ultimate, which is the same as the polarities. In the unipolar transition, the direction of deactivation is applied depending on the scale from the given voltage, rather than the polarity of the intensity. Therefore, set / reset can occur at the same polarity [9]. Figure 2 (b) shows the bipolar RRAM switching features. Here, in keeping with the current, it does not have the same value of both polarities.

In the bipolar transition, the direction of off-polarity dependent on the polarity that is

Manuscript published on November 30, 2019.

* Correspondence Author

Dr.K.G.Dharani*, Associate Professor, Department of ECE, Karpagam Academy of Higher Education, Coimbatore, Tamilnadu, India. dharaani_vlsi@yahoo.co.in

Dr.S.Bhavani, Professor and Head, Department of ECE, Karpagam Academy of Higher Education, Coimbatore, Tamilnadu, India bhavanisridharan7@gmail.com

S.Hridhya, Department of ECE, Karpagam Academy of Higher Education, Coimbatore, Tamilnadu, India.hridyanis@gmail.com

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license [http://creativecommons.org/licenses/by-nc-nd/4.0/](https://creativecommons.org/licenses/by-nc-nd/4.0/).

used. Therefore, setting occurs in one polarity [10].

B. States in RRAM

The switching behavior is based on the decision of the oxide material, the metal terminals and their interfacial properties [11]. At the time when a suitable voltage is connected to the RRAM, the metal covering the metal cells can be exchanged between high resistance states, as evoked at HRS and low states of resistance, referred to as LRS. The advanced reasoning level of HRS is 0, and the LRS is 1 and its state is called casting, setting and resetting [12]. At the moment when the underlying voltage is connected and moved from the HRS RRAM to the LRS, it is referred to as shaping. Once the RRAM is framed, it is in the ON state. This state is known as a defined state. As the end voltage changes and the potential advancements of the LRS at the HRS, it is referred to as the shutdown state. The shutdown state is known as the reset state. The operation of the RRAM appeared in the figure ions using as resistors rather than electronic changes. The ions are communicated at the nanoscale [13]. The cells have ions at the two disintegrated cathodes [14]. This progression makes its resistance accessible for the storage of information. RRAM is a thin oxide layer with a float caused imperfection under an electric field. The development of oxygen ions and the opening in the oxide is like the movement of electrons and gaps in the semiconductor [15, 16].

C. RRAM Design Parameters

The structuring of a RRAM includes different execution parameters to focus on, for example, power consumption, speed, HRS / LSS ratio, and ladder storage [17]. For low power requirements, adjust power and restore power prerequisites for optimization. This can be done by advancing the stop voltage, V_{STOP} , which corresponds to the voltage range present and resetting the state between the I_C card and the parameters [18].

Table-I. RRAM design based on performance parameters

S.no	Evaluation Parameter	Findings and Techniques
1	Power Consumption	Set power and reset power contributes to the power consumption. These can be optimized by optimizing V_{stop} , Compliance current I_{cc} and voltage sweeps between set and reset states. [25]
2	Speed	Operating/switching speed refers to reading, writing and erasing speed of RRAM. Materials with suitable response time can be opted to optimize speed of RRAM with high dielectric constant. [22]
3	HRS/LRS Ratio	The ration of high resistance state to low resistance state affects the electric fatigue of RRAM, commonly known as its endurance and can be increased by choosing bilayer and tri-layer doped oxides of suitable materials like HfO_2 . [25]
4	Multilevel Storage	Multilevel storage can be increased by increasing number of stable switching states between HRS and LRS of an RRAM. This can be increased by taking materials like $Ti/Cu_xO/Pt$ or $Ti/HfO_2/Pt$. [23]

For fast RRAM planning, materials with high dielectric constant qualities should be created that influence the reading RRAM speed, and delete make up. For perfect RRAM endurance, the HRS / LRS ratio must be taken with the ultimate goal that electrical fatigue or RRAM

displays the higher endurance attributes. This is usually done by choosing the oxide of a reasonable doping material [21] for the bilayer [19] and the sorting layer [20]. This is accomplished by increasing the amount of ternary, parallel stable states of the double or triple layers, to such an extent that a larger number of switches may require a high resistance state and a low resistance state. Table 1 shows a point-by-point description of the configuration of the RRAM depending on the execution parameters.

D. RRAM Design

RRAM is provided by the structuring of an MOS on the protective layer and a conductive material connected to it in the MIM group, ie: metal-protective metal [22]. RRAM can have staggered voltage or current consistency resistance with any modified switch execution and for 3, 4 or 5 or 6 level RRAM cell stack increments, and so on. [23].

Table-II. Various material used in RRAM

S.no	Material Used	On/off ratio	Endurance	Retention	Operating Voltage	Author and journal
1	TiN/HfO ₂ /SiO ₂ /Ti	10 ³	10 ⁵	1hour@125°C	3/-2 V	E.Ray Hsieh et al., IEEE
2	TiO _{2x} /HfO _{2y} /TiO ₂	N.A	10 ⁷	1hour@150°C	4/-3.5 V	Panayiotis et al., IEEE 2017
3	Ag/ZnO/Ti/Au	10 ⁸	Not mentioned	Not mentioned	3/-3 V	G.Tallatida et al. IMW 2009
4	Ti/SiOx/C	N.A	10 ⁷	1hour@260°C	4/-2.5V	Alessandri et al. IEEE 2018

The various materials used in the table are shown in the table. 2 [24]. Tin/HfO₂/SiO₂/Ti is a binary bipolar RRAM of 105 with perfect endurance at @125°C 10³ / off ratio and retained for 1 hour [25]. A ternary RRAM TiO_{2x} / HfO_{2y} / TiO_{2x} has significant durability and retention of 10⁷ and 1 hour @ 150 ° C [26]. This shows that the ternary RRAM shows significant endurance than the binary RRAM [26]. The bipolar RRAM silver/zinc oxide/titanium/gold stack shows an excellent pair of 10⁸ [27] / turn ratios and Ti / SiOx / C shows 260 ° C @ [28] 1 hour excellent retention of various insulation materials in the 9 eV maximum band gap. In this way, clearly the ternary RRAM demonstrates huge endurance, scaling and retention than parallel RRAM [29, 30]. Scientists have explored different avenues regarding different combinations of various materials to improve one or the other parameter. Some have three, four, five and six layers [31, 32].

E. Performance Optimization for RRAM

In order to produce solid RRAMS that meet the application requirements, gadget performance is essential. In a top down with the RRAMS inspection, the run parameters, including decentralized serial / reset voltage distribution, low resistivity, high spill current and information retention still need improvement.

Research on this theme has been done from the end and the factual results show that the gadgets of the capacity of different structures have enormous contrasts in performance, as shown in Table 3.

Table III. Statistics of performance parameters of different structural devices.

S.n	Device Structure	Forming	V _{SET} [V]	V _{RESET} [V]	R _{OFF/O}	Reference
o		[v]			N	s
1	TiN/HfO ₂ /SiO ₂ /Ti	~ -4	0.2	-0.2	100	33
2	Glass/ITO/Proteins/Al	-1.2	-	-	10 ³	34
3	PEO/PAG/UCNPs	2	1.2-15	0.5-0.8	-	35
4	Metal/MgO/Co ₃ O ₄ /SiO ₂ /Si	-	20	-10	10 ³	36
5	Au/ZnO-CeO ₂ /FTO	-	2.08	-1.9	10 ²	37

Metal oxide based functional layer RRAM gadgets have gotten much attention because of their generally steady presentation. However, a thick oxide layer results in a higher programming voltage, while at largerleakage currents, the SET / RESET voltage distribution is dispersed, as well as the result of the thin oxidelayer of the small window.Interface engineering proposes an optimizedoxidation function layer due to physical limitations of size.

F. Performance Analysis Efficient Programming Circuit with Resistive RAM-Based FPGA Architecture

The integration of CMOS on top of RRAM can help reduce the area occupied by in the FPGA, resulting in a power efficient, smaller, and faster FPGA. In addition, RRAM offers superior features compared to other NVM counterparts such as Phase Change Memory (PCM) or Spin Transfer Torque Magnetic RAM (STTMRAM), such as fast write operations, small cell area, and higher density. On the other hand, compared to Static RAM (SRAM) and Dynamic RAM (DRAM), the relatively high write time compared to the write RRAM energy is much less for FPGA problems than in the microprocessor's cache.

Table.4. Performance analysis of different memory structures

Parameter	RRA	MRAM[42]	PC	PC	p-	NVM-
s	M]]	M	M	MTJ[42	RRAM[39
	[43]		[40]	[41]]]]]
LUT Area	0.51	1.0	1.2	0.56	0.512	1.0
SB Area	0.3	1.1	1.3	0.45	1.0	0.85
LUT Delay	1	1	1	3.2	1.5	1.0
SB Delay	0.6	1.0	1.1	0.6	0.9	0.75
LUT Power	1	1.7	2.0	2.0	0.8	1.0
SB Power	0.55	1.5	1.6	3.5	1.0	1.2

Table 4 discuss the area of the Look Up Table (LUT) and Switching Block (SB) designs with various memory design methods and the comparison analysis of different memory using FPGA is depicted in Fig 1.




Fig.1 Performance analysis of different memory structures

The performance analysis of different memory structures is shown in Figure 1. It should be noted that [22] proposes an NVM-LUT based structure but lacks an NVM based SB. In addition, the study in [38] proposed a design based on NVM-SB. Therefore from the overall comparison, we assume that there is a lack of circuit-based SRAM-based design. Area of [40], [41] and [42] have been slightly increased due to larger cell areas (8.9 and 7.0 minimum width transistor regions, compared to 6.0 SRAM). However, RRAM achieves the best results for all working conditions [43].

III. CONCLUSION

The review of resistive random access was performed with all accessible memory innovations. Among them, RRAM is one of the most encouraging innovation as far as the thickness of the capacity, the unpredictable driving and its progressively scalable resistance switching performance in the field of storage equipment of the information is considered. All presentation parameters have been examined here to demonstrate the reliability of RRAM. In any case, there are still many problems related to the resistance change memory settings and the deception system during the time spent and commercial use resistive memory mass change. For example, in the high / low resistance express, the current SET / RESET and the working voltage of the RRAMS commonly demonstrate the distinction between cell to cell and cycle to cycle. In addition, when the switching memory resistance is coordinated in a three-dimensional high-thickness circuit, it is cruelly predicted to do without the current-flow countercurrent pathway. With the improvement of the ease, simple to manufacture, the RRAM innovation be possible to prepare for the future way.

REFERENCES

1. Waser, Rainer & AONO, MASAKAZU. (2009). Nanoionics-based resistive switching memories. 10.1142/9789814287005_0016.
2. Akinaga, Hiroyuki & Shima, Hisashi. (2011). Resistive Random Access Memory (ReRAM) Based on Metal Oxides. Proceedings of the IEEE. 98. 2237 - 2251. 10.1109/JPROC.2010.2070830.
3. Burr, Geoffrey & Kurdi, Bulent & Scott, Campbell & Hon Lam, Chung & Gopalakrishnan, Kailash & S. Shenoy, Rohit. (2008). Overview of candidate device technologies for Storage-Class Memory. IBM Journal of Research and Development. 52. 449-464. 10.1147/rd.524.0449.

4. Tang, Xifan & Kim, Gain & Gaillardon, Pierre-Emmanuel & De Micheli, Giovanni. (2016). A Study on the Programming Structures for RRAM-based FPGA Architectures. *IEEE Transactions on Circuits and Systems I: Regular Papers*. 63. 10.1109/TCSI.2016.2528079.
5. Tanachutiwat, Sansiri & Liu, Ming & Wang, Wei. (2011). FPGA based on integration of CMOS and RRAM. *IEEE Trans. VLSI Syst.* 19. 2023-2032. 10.1109/TVLSI.2010.2063444.
6. Zhu, Jian-Gang. (2008). Magnetoresistive Random Access Memory: The Path to Competitiveness and Scalability. *Proceedings of the IEEE*. 96. 1786 - 1798. 10.1109/JPROC.2008.2004313.
7. Gaillardon, Pierre-Emmanuel & Ben Jamaa, Haykel & Reyboz, Marina & Betti Beneventi, Giovanni & Clermidy, Fabien & Perniola, Luca & O'Connor, Ian. (2010). Phase-Change-Memory-Based Storage Elements for Configurable Logic: Compact Modeling and Circuit Simulations.
8. Ambrogio, Stefano & Balatti, Simone & McCaffrey, Vincent & C. Wang, Daniel & Ielmini, D. (2015). Noise-Induced Resistance Broadening in Resistive Switching Memory--Part II: Array Statistics. *IEEE Transactions on Electron Devices*. 62. 1-1. 10.1109/LED.2015.2477135.
9. Cong, Jason & Xiao, Bingjun. (2014). FPGA-RPI: A novel fpga architecture with rram-based programmable interconnects. *Very Large Scale Integration (VLSI) Systems*, *IEEE Transactions on*. 22. 864-877. 10.1109/TVLSI.2013.2259512.
10. Gaillardon, Pierre-Emmanuel & Sacchetto, Davide & Bobba, Shashikanth & Leblebici, Yusuf & De Micheli, Giovanni. (2012). GMS: Generic memristive structure for non-volatile FPGAs. 20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012 - Proceedings. 94-98. 10.1109/VLSI-SoC.2012.6379012.
11. Chen, Yi Chung & Wang, Wenhua & Li, Hai & Zhang, Wei. (2012). Non-volatile 3D stacking RRAM-based FPGA. 367-372. 10.1109/FPL.2012.6339206.
12. Chen, Y.S. & Lee, h.y & Chen, P. S. & Gu, P.Y. & Chen, C.W. & Lin, W.P. & Liu, W.H. & Hsu, Y.Y. & Sheu, S.S. & Chiang, P.C. & Chen, Wenguo & Chen, Frederick & Lien, C.H. & Tsai, M.-J. (2010). highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity. 1 - 4. 10.1109/IEDM.2009.5424411.
13. Bousoulas, Panagiotis & Michelakaki, Irini & Skotadis, E & Tsigkourakos, Menelaos & Tsoukalas, D. (2017). Low-Power Forming Free TiO₂-x/HfO₂-y/TiO₂-x-Trilayer RRAM Devices Exhibiting Synaptic Property Characteristics. *IEEE Transactions on Electron Devices*. PP. 1-8. 10.1109/TED.2017.2709338.
14. Jiang, Jane Zizhen & Yu, Shimeng & Wu, Yi & Engel, Jesse & Guan, Ximeng & Wong, H.-S. Philip. (2014). Verilog-A compact model for oxide-based resistive random access memory (RRAM). *International Conference on Simulation of Semiconductor Processes and Devices, SISPAD*. 41-44. 10.1109/SISPAD.2014.6931558.
15. Bricalli, Alessandro & Ambrosi, Elia & Laudato, Mario & Maestro, Marcos & Rodriguez, Rosana & Ielmini, D. (2018). Resistive Switching Device Technology Based on Silicon Oxide for Improved ON-OFF Ratio—Part I: Memory Devices. *IEEE Transactions on Electron Devices*. 65. 115-121. 10.1109/TED.2017.2777986.
16. Ambrogio, Stefano & Milo, Valerio & Wang, Zhongqiang & Balatti, Simone & Ielmini, D. (2016). Analytical Modeling of Current Overshoot in Oxide-Based Resistive Switching Memory (RRAM). *IEEE Electron Device Letters*. 37. 1268-1271. 10.1109/LED.2016.2600574
17. Kim, Sungho & Kim, Sae-Jin & Kim, Kyung Min & Ryul Lee, Seung & Chang, Man & Cho, Eunju & Kim, Young-Bae & Kim, Changjung & Chung, U-In & Yoo, In-Kyeong. (2013). U-In Chung, In-K. Yoo, Physical electro-thermal model of resistive switching in bi-layered resistance-change memory, *Sci. Scientific reports*. 3. 1680. 10.1038/srep01680.
18. Bousoulas, Panagiotis & Asenov, Plamen & Tsoukalas, D. (2016). Physical modelling of the SET/RESET characteristics and analog properties of TiO_x/HfO₂-x/TiO_x-based RRAM devices. 249-252. 10.1109/SISPAD.2016.7605194.
19. Larentis, Stefano & Nardi, F & Balatti, Simone & Gilmer, David & Ielmini, D. (2012). Resistive Switching by Voltage-Driven Ion Migration in Bipolar RRAM—Part II: Modeling. *IEEE Transactions on Electron Devices*. 59. 2468-2475. 10.1109/TED.2012.2202320.
20. Yang Liauw, Young & Zhang, Zhiping & Kim, Wanki & El Gamal, Abbas & Simon Wong, S. (2012). Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory. *Digest of Technical Papers - IEEE International Solid-State Circuits Conference*. 55. 406-408. 10.1109/ISSCC.2012.6177067.
21. Tang, Xifan & Gaillardon, Pierre-Emmanuel & De Micheli, Giovanni. (2015). A high-performance low-power near-Vt RRAM-based FPGA. *Proceedings of the 2014 International Conference on Field-Programmable Technology, FPT 2014*. 207-214. 10.1109/FPT.2014.7082777.
22. Luo, Wun-Cheng & Liu, Jen-Chieh & Yen-Chuan, Lin & Lo, Chun-Li & Huang, Jiun-Jia & Lin, Kuan-Liang & Hou, Tuo-Hung. (2013). Statistical Model and Rapid Prediction of RRAM SET Speed-Disturb Dilemma. *Electron Devices, IEEE Transactions on*. 60. 3760-3766. 10.1109/LED.2013.2281991.
23. Huang, Kejie & Zhao, Rong & He, Wei & Lian, Yong. (2015). High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. 24. 10.1109/TVLSI.2015.2389260.
24. Ielmini, Daniele. "Resistive switching memories based on metal oxides: mechanisms, reliability and scaling." *Semicond. Sci. Technol.*, vol. 31, p. 063002, May 2016
25. Bricalli, Alessandro & Ambrosi, Elia & Laudato, Mario & Maestro, Marcos & Rodriguez, Rosana & Ielmini, D. (2018). Resistive Switching Device Technology Based on Silicon Oxide for Improved ON-OFF Ratio—Part I: Memory Devices. *IEEE Transactions on Electron Devices*. 65. 115-121. 10.1109/TED.2017.2777986.
26. Wong, H.-S. Philip & Lee, h.y & Yu, Shimeng & Chen, Y.H. & Wu, Yi & Chen, Pang Shiu & Lee, Byoungil & Chen, Frederick & Tsai, Ming-Jinn. (2012). Metal-oxide RRAM. *Proceedings of the IEEE*. 100. 1951. 10.1109/JPROC.2012.2190369.
27. Tang, Xifan et al. "Accurate power analysis for near-Vt RRAM-based FPGA." 2015 25th International Conference on Field Programmable Logic and Applications (FPL) (2015): 1-4.
28. Clark, Lawrence & Vashishtha, Vinay & Shifren, Lucian & Gujja, Aditya & Sinha, Saurabh & Cline, Brian & Ramamurthy, Chandarasekaran & Yeric, Greg. (2016). ASAP7: A 7-nm finFET predictive process design kit. *Microelectronics Journal*. 53. 105-115. 10.1016/j.mejo.2016.04.006.
29. Chiasson, Charles & Betz, Vaughn. (2013). Should FGAS abandon the pass-gate?. 1-8. 10.1109/FPL.2013.6645511.
30. Gaillardon, Pierre-Emmanuel & Ben Jamaa, Haykel & Betti Beneventi, Giovanni & Clermidy, Fabien & Perniola, Luca. (2010). Emerging memory technologies for reconfigurable routing in FPGA architecture. 62-65. 10.1109/ICECS.2010.5724454.
31. Hsieh, Evelyn et al. "A 14-nm FinFET Logic CMOS Process Compatible RRAM Flash With Excellent Immunity to Sneak Path." *IEEE Transactions on Electron Devices* 64 (2017): 4910-4918.
32. Kumbhare, Pankaj & Chakraborty, Indranil & Khanna, Abhishek & Ganguly, U. (2017). Memory Performance of a Simple Pr_{0.7}Ca_{0.3}MnO₃-Based Selectorless RRAM. *IEEE Transactions on Electron Devices*. PP. 1-4. 10.1109/TED.2017.2725900.
33. Lee, Seunghyun & Sohn, Joon & Chen, Hong-Yu & Wong, H.-S. Philip. (2015). Metal Oxide Resistive Memory using Graphene Edge Electrode. *Nature Communications*. 6. 10.1038/ncomms9407.
34. Wenyang & Jia, Weiping. (2013). Impact of Waist Circumference and Body Mass Index on Risk of Cardiometabolic Disorder and Cardiovascular Disease in Chinese Adults: A National Diabetes and Metabolic Disorders Survey. *PLoS one*. 8. e57319. 10.1371/journal.pone.0057319.
35. Taeghwan & Kim, Dae-Hyeong. (2016). Ultra-Wideband Multi-Dye-Sensitized Upconverting Nanoparticles for Information Security Application. *Advanced Materials*. 29. 10.1002/adma.201603169.
36. Nagashima, Kazuki & Yanagida, Takeshi & Oka, Keisuke & Taniguchi, Masateru & Kawai, Tomoji & Kim, Jin-Soo & Park, Bae. (2010). Resistive Switching Multistate Nonvolatile Memory Effects in a Single Cobalt Oxide Nanowire. *Nano letters*. 10. 1359-63. 10.1021/nl9042906.
37. Younis, Adnan & Chu, Dewei & Lin, Xi & Yi, Jiabao & Dang, Feng & Li, Sean. (2013). High-Performance Nanocomposite Based Memristor with Controlled Quantum Dots as Charge Traps. *ACS applied materials & interfaces*. 5. 10.1021/am400168m.
38. D. Suzuki et al., "Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure," in *Proc. Symp. VLSI Circuits (VLSI Circuits)*, Jun. 2015, pp. C172-C173.
39. X. Tang, E. Giacomini, G. De Micheli, and P.-E. Gaillardon, "Circuit designs of high-performance and low-power RRAM-based multiplexers based on 4T(transistor)1R(RAM) programming structure," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 5, pp. 1173-1186, May 2017

40. K. Huang, Y. Ha, R. Zhao, A. Kumar, and Y. Lian, "A low active leakage and high reliability phase change memory (PCM) based non-volatile FPGA storage element," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 9, pp. 2605–2613, Sep. 2014.
41. P. Gaillardonet *al.*, "Connor, and G. De Micheli, "Design and architectural assessment of 3-D resistive memory technologies in FPGAs," *IEEE Trans. Nanotechnol.*, vol. 12, no. 1, pp. 40–50, Jan. 2013.
42. W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, and B. Dieny, "Evaluation of a non-volatile FPGA based on MRAM technology," in *Proc. IEEE Int. Conf. Integr. Circuit Design Technol.*, May 2006, pp. 1–4.
43. Khaleghi, Behnam&Asadi, Hossein. (2018). A Resistive RAM-Based FPGA Architecture Equipped With Efficient Programming Circuitry. *IEEE Transactions on Circuits and Systems I: Regular Papers*. PP. 1-14. 10.1109/TCSI.2017.2778113.

AUTHORS PROFILE

Dr.Dharani.K.G is currently working as an Associate Professor in Department of Electronics and Communication Engineering in Karpagam Academy of Higher Education. She has completed her UG in BE-ECE in 2003 from Sri Ramakrishna Engineering College; Coimbatore affiliated to Bharathiar University, PG in ME VLSI Design in 2005 from Kongu Engineering College, Perundurai affiliated to Anna University Chennai and PhD in VLSI Design from Karpagam Academy of Higher Education, Coimbatore in 2018.

Dr.BhavaniSridharan is currently working as Professor and Head of Department of Electronics and Commination Engineering in Karpagam Academy of Higher Education. She has completed her UG in BE-ECE in 1990 from VLB JanakiAmmal College of Engineering and Technology; Coimbatore affiliated to Bharathiar University, PG in ME Applied Electronics in 2006 from Maharaja College of Engineering, Avinashi affiliated to Anna University Chennai and PhD in Medical image processing from Anna University, Chennai in 2013. She has successfully produced 11 PhD Scholars and is currently guiding 6 PhD research Scholars in Karpagam Academy of Higher Education and is also an expert member of Doctoral committee for Scholars of Anna University. She has chaired more Conferences, Workshops and has handled sessions in faculty development Programs. She has presented around 10 research papers in National & International Conferences and has published 50 papers in Peer reviewed Scopus indexed Journals.