

# Modeling and Analysis of Asymmetrical Modified Hybrid Thirty One Level Inverter with Reduced THD



R.Sreedhar, P.Chandrasekar, Lalhriatrengi

**Abstract:** This paper proposes a  $1\Phi$  31 level inverter using minimum number of switching devices and improved THD level. Multi Carrier based Pulse Width-Modulation (MC-PWM) control method is used to control MOSFET switches in input and load side. In this paper a modified hybrid asymmetrical multilevel inverter using eight numbers of switching devices driven by the multicarrier modulation technique is proposed. This inverter produces thirty one levels at output from four different dc voltage sources. Also THD level is taken into consideration to maintain the power quality. The proposed 31 level inverter is verified through MATLAB simulink.

**Index Terms:** Multi Carrier based Pulse Width Modulation (MC-PWM), Multi-Level Inverter (MLI), Total Harmonic Distortion (THD).

## I. INTRODUCTION

Large size inverters are satisfying the increase in demand of high power requirement in various applications, which currently ranges from the few megawatts to hundreds of megawatts. Some examples of this fact are the medium voltage range (2.3 to 13.8 KV) AC motor drives. Due to the high voltage ranges a single power semiconductor switching device cannot be directly connected to the grid. As a solution for this problem a new converter type need to be introduced. Multilevel Converters uses high speed switching devices. These converters makes solutions to this problem by connecting power semiconductor switching devices directly to the grid using only one switching device between multiple DC voltage sources [1], [2]. Multilevel Converters are used in various applications like industrial drives, utility interfaces for renewable power sources (Solar, wind energy and fuel cells),

FACTS devices, high voltage direct current transmission (HVDC), and traction drives systems. Several Multilevel topologies are proposed and established in previous decades. They are more difficult to operate and control than the traditional two level Inverters [3]-[5]. It is identified that asymmetrical multi-level inverters have more benefits than symmetrical inverter topologies [6]-[8].

Furthermore, numerous Pulse Width Modulation (PWM) methods have been developed and implemented for these types of inverters [9]-[12]. The modulation technique comprises of Sinusoidal Pulse Width Modulation (SPWM), selective harmonic elimination (SHE-PWM) and Space Vector Pulse Width Modulation (SVPWM) [13]-[14]. The recent and most favourable PWM control method is the Modular Multilevel Converter (M2C). Various modulation methods have been recommended for this inverter control topology. The aim of this paper is to deeply scrutinize and estimate one of them, based on a carrier phase-shifted Pulse Width Modulation (PWM) technique. Four different control topologies using Phase Shift PWM techniques on Modular Multilevel Converters are studied and explored in this work.

These types of control methods could have three control loops namely averaging Control, Individual Balancing Control and Arm Balancing Control. These topologies are easy to implement and do not demand high processing levels as in [15]-[17]. This paper proposes a switching frequency that encounters the following two conditions: adequate to maintain the cost possibility, and high enough to meet the harmonic performance. Also the proposed work creates an analytic equation for the output voltage waveform of the inverter.

## II. EXISTING SYSTEM

The circuit diagram of the existing system is shown in figure 1. The number of switches used in the existing asymmetrical multi-level inverter is 12. This circuit will generate eleven levels of output voltage. It also requires filtering circuit to get the approximate sinusoidal output voltage. The output voltage and current waveforms of the existing system is shown in figure 2.

Manuscript published on November 30, 2019.

\* Correspondence Author

**R.Sreedhar**, Faculty of Electrical and Electronics Engineering, Vel Tech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology, Chennai, India.

**P.Chandrasekar** Head of the Department, Electrical and Electronics Engineering, Vel Tech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology, Chennai, India.

**Lalhriatrengi**, PG Scholar, Electrical and Electronics Engineering, Vel Tech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology, Chennai, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](http://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>




Fig.1 Simulation Diagram of the existing System

The output current is not in phase with the voltage. So a power factor correction (PFC) circuit is also needed while using the existing multi-level inverter. The value of THD is also high. Because of twelve switches the switching losses also in a considerable level. The control circuit required to generate PWM pulses also becomes more complex.




Fig.2 Output voltage and current of the existing system

So a new multi-level inverter topology is required to rectify all the above mentioned complications. In this paper a new modified asymmetrical hybrid multi-level inverter is proposed for the above mentioned problems. The proposed system will operate only with eight switches including four switches on source side and four on the load side. By using a new PWM method the switches are going to be controlled.

### III. PROPOSED SYSTEM

A new modified modulation method for such type of Inverter is presented here. This proposed method delivers a wide operational range with high frequency modulation and this method can be implemented digitally. The mathematical calculation required also much reduced. This method produces a phase voltage consists of a rectangular signal overlaid on the quasi-square shaped reference signal. The reference signals are well-defined such that the usage of dc link voltage is maximized, while the dv/dt of the switching device is continuously retained as much as minimum value.

This proposed method can be implemented by setting an update time which is very short duration when compared to the ultimate time duration. It is also defined in the procedure for updating the rectangular signal of the reference voltage. The performance of the proposed method is compared with several existing methods and finally identified that this new PWM method can be suitable to control multilevel inverters.

### IV. BLOCK DIAGRAM OF THE PROPOSED INVERTER

The proposed single-phase thirty one-level inverter is designed from the existing system. It includes a basic Single phase H-bridge inverter, four different DC voltage sources and four switches. The switching devices used here is MOSFET. Since its operating frequency is higher and produces lower switching losses as compared to the other transistors like BJT and IGBT. Also it is small in size and economical.




Fig.3. Proposed Multilevel inverter block diagram.

This H-bridge topology has more beneficial than the other topologies, i.e., lesser the number of power semiconductor switching devices, power diodes, and preferably no capacitors as compared to the inverters of the same number of levels. Proper switching of the inverter can produce thirty one output-voltage levels from four different dc voltage levels. To make simulation part as easier here four different DC supplies are used. In future it can be modified with different sources like solar, wind or any other similar renewable energy sources. Using this technique any number of levels can be achieved with reduced number of switching devices. But here a thirty one level inverter topology is implemented. For simplicity of implementation resistive load is used. Input and output switching of the proposed multi-level inverter is controlled by using multi carrier PWM technique.

### V. PWM GENERATION

Pulse signals to the MOSFET switches are generated using Multi carrier Pulse Width Modulation technique. By comparing sinusoidal reference signal with Multi-carrier triangular signals, the required PWM signals can be generated. The generated signals are given to the switches which are connected in parallel with input DC voltage sources.

Again by comparing two sinusoidal signals having 180 degree displacement with the carrier triangular signal, Multi-carrier PWM signals are generated. These generated Multicarrier PWM signals are given to the MOSFET switches of the single phase inverter circuit. The Simulink model of multi carrier PWM technique is shown in figure 4.




Fig 4. Simulink model of Multi Carrier PWM.

The figure 5 shows the multi carrier modulation pulses, these pulses are given to the additional switches S1, S2, S3, S4 which has switching frequency 5 KHz. The proper operation of these switches will control the voltage input to the inverter switches. This will be used to create the sinusoidal output waveform at the load side of the inverter.




Fig. 5. Proposed system MCM comparison

The Multi Carrier Modulation technique will generate pulses for all the switches used in this proposed inverter. The figure 6 shows the PWM pulses to the additional switches which are connected in series with the DC voltage sources.




Fig.6. PWM pulse to inverter switches.

The switches are going to be operated according to the required instantaneous voltage value at the output side. In a particular instance only one switch or any combinations of multiple number of switches will be switched on. This switching sequence can be modified according to the required output. The modulation index of the MCM PWM technique is 0.95.




Fig.7.PWM pulse to the H bridge inverter

The figure 7 shows the PWM pulses to the H bridge inverter switches, the pulses are having 180° displacement. At any instant only two switches will be switched ON at the output side. So the maximum conduction period of a switch will be 180°. The output voltage and output current of the inverter is measured across the resistive load of the proposed inverter.

## VI. PROPOSED SYSTEM SIMULINK


The proposed asymmetrical modified hybrid thirty one level inverter has been designed using MATLAB SIMULINK. The Simulink model of the proposed system is shown in figure 5.1. Four different DC voltage sources with the voltage levels of 6V, 12V, 24V, and 48V are connected in series with each MOSFET switches respectively.




# Modeling and Analysis of Asymmetrical Modified Hybrid Thirty One Level Inverter with Reduced THD

This voltage source and MOSFET switch combination is again connected parallel with a diode. The diodes are used to avoid return current to the supply.


The Multi carrier modulation technique is used to produce the PWM pulses. This multi carrier PWM pulses are used to control the input MOSFET switches as well as the switches on the load side. Four MOSFET switches are connected on the load side to create the phase sequence.



**Fig.8. Simulink model of the proposed inverter.**




**Fig.9. Proposed thirty one level inverter output voltage waveform.**



**Fig.10. Proposed inverter output current waveform**

The figure 9 and 10 shows the thirty one level inverter output voltage and output current waveforms respectively. Only by using eight switches this purity in sinusoidal voltage and current waveforms are generated. Filtering circuits are not used in input and output side.



**Fig.11. THD level**

The figure 11 shows the THD value of the proposed inverter's output voltage. Even though the output voltage level is increased the THD value of output voltage is maintained at 4.12%.

## VII. CONCLUSION

Four different input DC voltage levels are used in this multi-level inverter. Totally eight MOSFET switches are used. Four switches are used to control input DC voltages and the remaining four switches controls the output respectively. Among different PWM methods, Multicarrier PWM technique is used to generate pulses for the switching operation of MOSFET switches. The proposed asymmetrical modified hybrid multilevel inverter gives single phase AC output voltage with thirty one levels only by using eight MOSFET switches. The THD level of output voltage is reduced up to 4.12%. The proposed system is simulated using MATLAB Simulink and the output waveforms are given. This method can be improved to generate three phase output in future.

## REFERENCES

1. J. S. Lai, F. Z. Peng, "Multilevel Converters - A New Breed of Power Converters," IEEE Transactions on Industry Applications, vol. 32, no. 3, May 1996, pp. 509-517.
2. Peng, M. Calais etc all presented, "Multilevel converters for single-phase grid connected photovoltaic systems— an overview," in Proc. IEEE Int. Symp. Ind. Electron., 1998, vol. 1, pp. 224–229.
3. J. Rodríguez, J. S. Lai, and F. Z. Peng, "Multilevel Inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724–738, Aug. 2002.
4. Lai, Y-S., and F-S. Shyu. "Topology for hybrid multilevel inverter." IEE Proceedings-Electric Power Applications 149, no. 6 (2002): 449-458.

5. Chen, Alian, and Xiangning He. "Research on hybrid-clamped multilevel-inverter topologies." IEEE Transactions on Industrial Electronics 53, no. 6 (2006): 1898-1907.
6. Y. Cheng, et al presented, "A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage," IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 3112– 3121, Oct. 2006.
7. Zambra, Diorge AB, CassianoRech, and José RenesPinheiro. "Comparison of neutral-point-clamped, symmetrical, and hybrid asymmetrical multilevel inverters." IEEE Transactions on Industrial Electronics 57, no. 7 (2010): 2297-2306.
8. Abraham, Babitha T., and Anish Benny. "Asymmetric multilevel hybrid inverter with reduced number of switches." In 2014 Annual International Conference on Emerging Research Areas: Magnetics, Machines and Drives (AICERA/iCMMD), pp. 1-5. IEEE, 2014.
9. Burman, Somnath, and TanmoyMaity. "A novel SIMULINK-based model for comprehensive analysis and comparison of different inverter PWM techniques." In 2016 3rd International Conference on Recent Advances in Information Technology (RAIT), pp. 326-330. IEEE, 2016.
10. Bruckner, Thomas, and Donald Grahame Holmes. "Optimal pulse-width modulation for three-level inverters." IEEE Transactions on Power Electronics 20, no. 1 (2005): 82-89.
11. Sahoo, Sarat Kumar, A. Ramulu, SaachiBatta, and ShwetaDuggal. "Performance analysis and simulation of three phase voltage source inverter using basic PWM techniques." (2012): 257-263.
12. Tolbert, Leon M., and Thomas G. Habetler. "Novel multilevel inverter carrier-based PWM method." IEEE Transactions on industry applications 35, no. 5 (1999): 1098-1107.
13. M. Saecedifard, R. Iravani, and J. Pou, "A space vector modulation strategy for a back-to-back five-level HVDC converter system," IEEE Trans. Ind.Electron., vol. 56, no. 2, pp. 452–466, Feb. 2009.
14. A.Nabae, I. Takahashi, and H. Akagi, "A New Neutral-point Clamped PWM inverter," IEEE Trans. Ind. Applicat., vol. IA-17, pp. 518-523, Sept./Oct. 1981.
15. Shanthi, B., and S. P. Natarajan. "Comparative study on unipolar multicarrier PWM strategies for five level flying capacitor inverter." In 2009 International Conference on Control, Automation, Communication and Energy Conservation, pp. 1-7. IEEE, 2009.
16. Wang, Tengfei, and Yongqiang Zhu. "Analysis and comparison of multicarrier PWM schemes applied in H-bridge cascaded multi-level inverters." In 2010 5th IEEE Conference on Industrial Electronics and Applications, pp. 1379-1383. IEEE, 2010.
17. Hou, Chung-Chuan. "A multicarrier PWM for parallel three-phase active front-end converters." IEEE Transactions on power electronics 28, no. 6 (2013): 2753-2759.

of Scientific and Industrial Research (CSIR), Government of India and IEEE Madras section. He has filed a Patent titled "Modern Electronic Fire Extinguisher" and it was published recently. His research interests include signal processing applications of power quality and reliability analysis, Wavelet analysis and artificial intelligence to power system, Image Processing, Smart grid and Renewable Energy.



**Lalhriatrengi** is basically from Manipur, India. She received her B.E in Electrical and Electronics Engineering from Government College of Engineering, Tirunelveli, India in 2016. Presently, she is pursuing her M.Tech in Power Electronics at VelTech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Chennai, India. Her area of interest is power electronics, solar photovoltaic systems, power system engineering, control systems.

### AUTHORS PROFILE



**R Sreedhar** has received his bachelor degree in Electrical and Electronics Engineering from P.S.R Engineering College Sivakasi under Anna University Chennai. He received his Master of Technology degree in Power Electronics and Drives from Kalasalingam University, Krishnankoil, Tamilnadu in the year of 2013. He is working as an Assistant Professor in

Department of Electrical and Electronics Engineering, Vel Tech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology, Chennai. He has 6 years of teaching experience and 3 years of industrial experience. His areas of interests are Power Electronics and Drives, Electric vehicles, Battery engineering and Electrical Machines.



**P.Chandrasekar** received Bachelor of Technology in Electrical and Electronics Engineering from Pondicherry Engineering College, Pondicherry in 1997 and Master of Engineering in Power Systems Engineering from College of Engineering, Guindy, Anna University, Chennai in 2002. He has completed

Ph.D degree in Electrical Engineering from Anna University, Chennai in 2013. He has been working in the teaching field for about 20 years. He has associated with professional societies namely Indian Society for Technical Education (ISTE) and Institute of Electrical and Electronics Engineers Inc., (IEEE), USA. He has published 30 research papers in various journals and conferences of National and International levels. He received four research grants for organizing international / national conferences and seminars from various funding bodies namely Department of Science and Technology (DST), Defence Research and Development Organization (DRDO), Council