High Speed FIR Filter Design using Multiplier Sharing and Sub-Expression Elimination Method

Chitra M, Priyanka S, Prabha V C, Ramya S

Abstract—FIR filter is the basic filter used in many DSP applications because of its linear phase, stability, low cost and simple structure. Designing a high-speed and hardware efficient FIR filter is a very difficult task as the complexity increases with the filter order. In most applications the higher order filters are required but the memory usage of filter increases exponentially with the order of the filter using multipliers occupy a large chip area and need more access time. So the design and implementation of highly efficient look up table (LUT) based circuit for the implementation using DA Algorithm increases the speed. Multiplier sharing and sub-expression elimination methods are proposed to optimize the Structural adders. These methods split the structural adders into smaller adder blocks to reduce the delay. In order to reduce the complexity of structural adders round-off can be performed at the cost of sacrificing precision of the filter.

Keywords: FIR filter, Look Up Table (LUT), Multiplier Sharing Method (MSM), Sub-expression Elimination Method (SEM)

I. INTRODUCTION

Designing a high-speed and hardware efficient FIR filter is a very difficult task as the complexity increases with the increase of filter order. In most applications higher order filters are required but the memory usage of filter increases exponentially with the order of the filter. Number of multipliers increased and occupies a large chip area access time needed will be more. The fundamental building block in digital signal processing systems is FIR filter. Direct form or transposed direct form (TDF) can be used for implementation. Due to its inherent pipelined accumulation section a transposed direct form is mainly used. To reduce the complexity of FIR filters, a lot of effort has been put into the efficient implementation of MCM blocks and many design techniques have been proposed. Multiplier sharing and sub-expression elimination methods are proposed to optimize the Structural adders. These methods split the structural adders into smaller adder blocks to reduce the delay. In order to reduce the complexity of structural adders round-off can be performed at the cost of sacrificing precision of the filter.

In [1] common sub expression algorithm based on tree structure is proposed to minimize the complexity of multiple constant multiplication. In [8] efficient hardware architecture for reconfigurable multiple constant multiplication block is proposed to improve area. In [11] the number of adders in multipliers is reduced by common sub expression elimination algorithm. In [13] by designing FIR filter using multiplier sharing method and carry select adder delay is reduced. The main key problem in design of VLSI circuits are larger area utilization, high power consumption and delay which affect the speed of computation and also result in power dissipation. For solving this problem, a new architecture has been proposed.

II. FIR FILTER

The filter is a frequency selective network. It passes a band of frequencies while attenuating the others. The Filters are classified into the analog filter and the digital filter depending on the nature of inputs and outputs. Digital filters are used extensively in all areas of the electronics industry. Comparing to analog filters digital filters have the ability to attain much better signal to noise ratios and at each intermediate stage the analog filter adds more noise to the signal, the digital filter performs mathematical operations also at noiseless at each intermediate step of the transform.

The digital filters were designed as a strong option for removing noise, shaping the spectrum, and minimizing Inter-Symbol Interference (ISI) in communication architectural systems. These digital filters have become popular because of their precise reproducibility and this will allow design engineers to achieve better performance levels that are difficult to obtain with the analog filters. One can construct digital from these three fundamental mathematical operations.

• Addition (or Subtraction).
• Multiplication (multiplication of the signals with the constants).
• Time delay

In order to enhance certain aspects of that signal a digital filter performs mathematical operations on a sampled or discrete time signals. Filters are of two types namely Infinite impulse response and finite impulse response. FIR filter is one type of stable digital filter which gives a linear phase response. FIR filter consists of Multipliers, adders and delay

Revised Manuscript Received on November 19, 2019
Chitra M, Assistant Professor, Department of ECE, Kongu Engineering College, Perundurai, Erode, Tamil Nadu, India.
Priyanka S, Student, Department of ECE, Kongu Engineering College, Perundurai, Erode, Tamil Nadu, India.
K.N.Vardhan, Student, Department of ECE, Kongu Engineering College, Perundurai, Erode, Tamil Nadu, India.
Ramya S, Student, Department of ECE, Kongu Engineering College, Perundurai, Erode, Tamil Nadu, India.

Published By:
Blue Eyes Intelligence Engineering and Sciences Publication
High Speed FIR Filter Design using Multiplier Sharing and Sub-Expression Elimination Method

The upper part of the filter shows a delay line with N+1 taps. The output of the filter is determined by convoluting its input signal x with its impulse response h, represented as

\[ Y(n) = \sum_{k=0}^{N-1} H(K) X(n - K) \]  

Where

X(n) is the input signal
Y(n) is the output signal
H(K) the filter coefficients which are also known as taps.

The Fig 3 shows the transposed form of FIR filter with MCM block, structural adders and delay.

The flexibility of transceiver design makes it possible to design reconfigurable FIR filter in digital domain and is used in Software Defined radio technology. SDR requires separate FIR filters of different specifications in order to extract narrow-band channels from the wideband RF front end. FIR filters need to be reconfigurable in order to support multi-standard wireless communication.

To construct an N-bit parallel adder, there must be N number of full adder circuits. In a four bit ripple carry adder the carry in of the succeeding next most full adder is the carry out from the previous full adder. Inside the logic circuitry propagation delays are there. It is the time elapsed between the application of an input and occurrence of the corresponding output. The time elapsed between the application of the carry in signal and the occurrence of the carry out (Cout) signal is he carry propagation delay.

In the proposed system the transposed form of the FIR filter structure is modified into two structures of multiplier sharing and sub-expression method.

MULTIPLIER SHARING METHOD

Step 1: The input signal is decided as per the need.

Step 2: In previous transposed form according to the number of taps of filter the number of coefficients are used but in multiplier sharing method the same coefficients are multiplied using same multiplier.

Step 3: The coefficients are designed as per the application frequency and rounded is value made to multiply with the input signal.

Step 4: The decimal value of the coefficients are rounded by normalizing the values with the smallest and greatest values.

Step 5: The multiplied output is added using the Wallace tree adders, the adders remain same as the previous transposed method.

Step 6: The final output is obtained at the final adder as per the given input and co-efficient.
Fig 5 shows multiplier is shared among the same coefficients to obtain the required result.

Xin is the given input value given to the filter.

h0 and h1 are the coefficient values given to the filter in which the coefficients are same as h2 and h3 in transposed form.

m0 and m1 are the multipliers which multiplies the input values with the coefficients of the filter.

a0, a1 and a2 are the adders in which values from the multipliers are added.

Yout is the result obtained from filter.

SUB-EXPRESSION ELIMINATION METHOD

Step1: The input values are given as per the need.

Step2: In the previous method the coefficient and input values are multiplied using the same multiplier but in this method the multiplied values are already stored in the Look Up Table and retrieved using the selection unit.

Step3: In previous step the multiplied output in obtained by retrieving, then the multiplied output is added using the adder.

Step 4: The output is obtained from the adder.

Fig 6 shows the steps involved in sub-expression elimination method of designing FIR filter.

IV. RESULT AND DISCUSSION

SIMULATION RESULT OF MULTIPLIER SHARING METHOD

Fig 7 shows the simulation result of the multiplier sharing method where, xin is the 4-bit input signal given to the filter. h0 is the 4-bit first coefficient of the filter. h1 is the 4-bit second coefficient of the filter. h2 is the 4-bit third coefficient of the filter. m0 is the 8-bit value obtained by multiplying input and first co-efficient. m1 is the 8-bit value obtained by multiplying input and second co-efficient. a0 is the 8-bit output obtained from the Wallace tree adder. a1 is the 8-bit output obtained from the Wallace tree adder. a2 is the 8-bit output obtained from the Wallace tree adder. clk is the clock frequency applied to the filter. yout is the 8-bit output obtained from the filter.

SIMULATION RESULT OF SUB-EXPRESSION ELIMINATION METHOD

Fig 8 shows that xin is the 4-bit input signal given to the filter. h0 is the 4-bit first coefficient of the filter. h1 is the 4-bit second coefficient of the filter. h2 is the 4-bit third coefficient of the filter. h3 is the 4-bit fourth coefficient of the filter.
High Speed FIR Filter Design using Multiplier Sharing and Sub-Expression Elimination Method

Out1 is the 8-bit value obtained by multiplying input and first co-efficient from LUT1.
Out2 is the 8-bit value obtained by multiplying input and second co-efficient from LUT2.
Out3 is the 8-bit value obtained by multiplying input and third co-efficient from LUT3.

Table I. Performance Analysis of Existing Method And Proposed Method

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Existing system</th>
<th>Proposed System</th>
<th>Proposed system</th>
</tr>
</thead>
<tbody>
<tr>
<td>Method name</td>
<td>Truncated form with ripple carry adder (RCA)</td>
<td>Multiplier sharing method</td>
<td>Sub-expression Elimination Method</td>
</tr>
<tr>
<td>Delay</td>
<td>6.140ns</td>
<td>5.497 ns</td>
<td>5.98ns</td>
</tr>
<tr>
<td>No of slices</td>
<td>92 out of 768</td>
<td>66 out of 768</td>
<td>179 out of 768</td>
</tr>
<tr>
<td>No of 4-input LUTs</td>
<td>154 out of 1536</td>
<td>112 out of 1536</td>
<td>300 out of 1536</td>
</tr>
<tr>
<td>Power</td>
<td>76 mw</td>
<td>51 mw</td>
<td>65 mw</td>
</tr>
</tbody>
</table>

From the Table I It is concluded from Table I there is a significant reduction in delay in FIR filter Design using Sub-Expression Elimination and there is a reduction in number of LUTs when filter is designed using Multiplier Sharing Method.

Fig. 9. Comparison of Existing and Proposed Method

Figure 9 shows the comparison of number of slices and number of four input LUT’s used and power for Transposed form with Ripple carry adder and Multiplier Sharing and Sub-Expression elimination methods.

V. CONCLUSION

In this project, we have designed a High speed FIR filter design by making modification in Multiple Constant Multiplication block (MCM block). All the methods are designed using verilog language and simulated using Xilinx ISE simulator. The proposed methodology which consists of shared multiplier structure and sub-expression elimination method. Modified methods are used for reduction of partial product which takes places by using efficient methods which reduce delay while increasing the area at the same time. Wallace tree adder design is used for fast addition of partial products and for final accumulation (i.e. for final addition).

This proposed multiplier sharing method and sub-expression elimination method may be used in digital processing system such as digital signal processors, adaptive filters for denoising ECG signals and ALU in microprocessors. In future the number of LUT’s may be reduced which in turn reduces the memory space.

REFERENCES


AUTHORS PROFILE

Chitra M received her Bachelor Degree in Electronics and Communication Engineering from Kongu Engineering College in 2012. She acquired Masters Degree in VLSI Design from Anna University, Chennai in 2014. Since 2014, she has been with Kongu Engineering College as an Assistant Professor in Department of Electronics and Communication Engineering. She is a member of IETE. Her research interests include Bio-Medical Signal Processing.

Priyanka S completed her Bachelor of Engineering in Electronics and Communication Engineering at Kongu Engineering College Perundurai in 2019. Her research interests include Bio-Medical Signal Processing.

Prabha V C completed her Bachelor of Engineering in Electronics and Communication Engineering at Kongu Engineering College, Perundurai in 2019. Her research interests include Bio-Medical Signal Processing.

Ramya S completed her Bachelor of Engineering in Electronics and Communication Engineering at Kongu Engineering College, Perundurai in 2019. Her research interests include Bio-Medical Signal Processing.