

Design of Low Power Memory Architecture using 10t Sram Array



M. Madhumalini, B. Saranraj

Abstract : The main aim of electronics is to design low power devices due to the prevalent usage of powered gadget. Ultra low voltage operation of memory cells has become a subject of a lot of interest because of its applications in terribly low energy computing. The stable operation of static random access memory (SRAM) is important for the success of low voltage SRAM and it is achieved by parameter variations of scaled technologies. The power consumption and access time of the SRAM is also a complex parameter due to the unavoidable switching activities of the number of transistors used for different blocks like, SRAM cell, access transistors, pre-charge circuit, sense amplifier and decoders. It has been shown that conventional 6T SRAM fail to achieve low power and delay operation. The proposed 10T SRAM design gives an approach towards the hold power dissipation. The designed circuit has 10 transistors out of that 2 transistors are used as sleep transistor. The sleep transistors are used as switches. Such as header and footer switches and the switches are turned on during active mode of operations and turned off during idle or standby mode of operations. The designed SRAM cell also has conducting pMOS circuit, which can reduce the total power dissipation. The SRAM cell is simulated by using Cadence tool. A supply voltage of 1.8V is used which makes it enough for low power applications. The power obtained as 761.7mW, which reduces 15% of conventional 6T SRAM design. The delay obtained as 125.6ns, which reduces 45% of conventional 6T SRAM.

Keywords : SRAM, Conducting pmos, Sleep Transistor, decoder, pre-charge ,sense amplifier.

I. INTRODUCTION

Memories are the most important block of electronic components. Memories are classified into two types i) Random Access Memory(RAM) and ii) Read Only Memory(ROM). Read only memory is a simple transistor memory, which stores data under no power situation too with structure of transistors. Random access memory is entirely different from Read only memory. RAM is further classified into two types i) Static Random Access Memory(SRAM) ii) Dynamic Random Access Memory(DRAM). Dynamic RAM

uses capacitor to store data, charge stored in capacitor can hold up to a small period of time after that it starts discharging [2,21]. After a particular time period the voltage value become less than the threshold value of the transistor. So, DRAM needs refreshing circuit, which periodically refreshes the stored value in capacitor until that value is taken for the operation and another data is stored. Static RAM uses only transistors to store data (as cross coupled inverter pair) so, SRAM don't need any refreshing circuit[6].

There are three major problems associated with the power dissipation in SRAM memory. First one is single word line for both read and write operations, which wasted the power when only one operation takes place[26]. Second one is unwanted switching activity of every transistors when the operations, which dissipates more dynamic power. The last major issue is short circuit power dissipation, which occurs when V_{dd} is shorted to ground for a small amount of time due to both pMOS and nMOS are switched ON during transition. Power dissipation of the SRAM memory can be reduced by reducing these three issues. A conventional 6T SRAM cell is shown in figure 1 and it consist of two cross coupled inverters and access or pass transistors.




Figure 1: Conventional SRAM cell

Basic SRAM operation is tabulated in the table (Table 1). It can be done by different design techniques, out of which one technique or more than one can be employed in a design and the power dissipation amount is reduced.

Table I : SRAM Operation

Operation	Input		Output	
	BL	BL_bar	Q	Q_bar
Write 0	0	1	1	0
Write 1	1	0	0	1

Manuscript published on November 30, 2019.

* Correspondence Author

M. Madhumalini*, Assistant Professor, Department of Electronics and Communication Engineering, P. A. College of Engineering and Technology. Email: madhupavi.2007@gmail.com.

B. Saranraj, Assistant Professor, Department of Electronics and Communication Engineering, P. A. College of Engineering and Technology. Email: saranraj2011@gmail.com

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>.

II. EXISTING METHOD – 10T SRAM CELL

An SRAM cell design is differentiated by 3 major parameters, number of transistors used, design technology and technique employed. Every design consists of a particular method in order to reduce the parameters area, power and delay and these techniques also varies the number of transistors.

The transistor count not varies when modification in conventional SRAM cell method is employed.




Figure 2: Existing 10T SRAM cell

In this method 10T SRAM cell there is a Vdd connected nMOS (N5) as shown in figure 2. The transistor N6 is controlled with the control signal. In write and hold mode the CS1 is set to '0'. So that the N6 transistor is in OFF state and disconnects the path from the ground. Thus the leakage power is reduced to large amount in hold and write mode. When CS1 is set to '1' during read mode so that the N6 is ON and makes to ground path. The stability of the cell is reduced due to scaling of Vdd because there is probability of flipping due to pre-charged bit lines the contents of storage nodes.

The stability is reduced due to scaling of Vdd is compensated due to the extra pMOS transistors P3 and P4. Which are always ON and they are added in between driver and access transistors. This design increases the read stability. When WL is enabled the voltage in the circuit are divided in series along N4 of access transistor, P4 of conducting pMOS and N2 of driver transistor. So that the suppressed voltage does not flip the contents of cell.

While writing the data if node is at '1' and another node will be at '0' to write '0', BL is connected to ground and BL_bar is raised to Vdd and the WL line is enabled. The node Q charge from Vdd to '0' and node is discharged from '1' to '0' state. The node QN cannot be dropped below because pMOS does not pass '0'. But the falling of QN produces inverter to trigger and cross coupled inverters provides flip of state. The static power dissipation is to be reduced due to stacking of MOSFET.

The working modes of proposed SRAM are

A. Write mode: In this mode WL line is enabled by providing '1' and CS1 is set to be '0'. In order to write '1' and the BL is given with '1' and BLB is provided with '0'. In order to write '0' BL and BLB are provided with '0' and '1' respectively.

B. Hold mode: In this mode WL line is disabled by giving '0' and then the CS1 is connected to '0'.

C. Read mode: In read mode WL line is enabled by providing

'1' and then the CS1 is connected to '0'. The BL and BLB are precharged to '1'.

III. PROPOSED METHOD – 10T SRAM CELL USING SLEEP TRANSISTOR & CONDUCTING pMOS

In this technique an additional nMOS sleep transistor is used between pull down network and ground and an additional pMOS sleep transistor is used between pull up network and V_{dd} [15]. The inverter is constructed from an nMOS and pMOS transistor connected in series between power and ground. Sleep transistor is added between actual ground and circuit ground called virtual ground. This device is turned-off during sleep mode to cut-off the leakage path mode[22]. Inserting the sleep transistors splits the chip power network into a permanent power network connected to the power supply and a virtual power network that drives the cells and can be turned off.




Figure 3: Proposed 10T SRAM cell

Conducting pMOS are used to provide the strong 1 or strong 0 values to the circuit. They are used to reduce the read failure that occurs in the circuit. They are maintained to be in active mode by connecting them with the ground to produce strong 0. The proposed 10T SRAM cell design is shown in the figure 3 and it consist of two sleep transistors, two conducting pMOS, two access or pass transistors, inverting circuit.

A. SRAM Array

SRAM is used to store and retrieve data, consists of number of bits in it for a particular time period. One SRAM cell of 2 inverters and 2 access transistor (6 transistors) can store only one bit of data inside it. As much number of bits need to store that much amount of SRAM cell is used [18]. These SRAM cells are placed as an array set as much needed because accessing array is an easy process. Representation of a bit cell is done by 2D method as column and row, which is shown in the figure 4 consist of precharge circuits, row decoder, column decoder, 4*4 SRAM array, sense amplifier.




Figure 4: 4x4 SRAM Array

B. Schematic in Cadence

The schematic of 4x4 SRAM array is created by using the symbol representation of different blocks. A 4x4 SRAM array consists of 16 SRAM cells accessed by a 2:4 row decoder, a 2:4 column decoder, a column multiplexer, four precharge circuits and four sense amplifiers as one precharge circuit and one sense amplifier for each column.




Figure 5: 4x4 SRAM array Schematic

Their performance strongly affects both memory access time, and overall memory power dissipation. CMOS memories are required to increase speed, improve capacity and maintain low power dissipation. The final schematic of the 4x4 SRAM array is shown in the figure 5. Precharge circuit is used to load the supply voltage in BL and BL_{bar} bar lines, which is used in the read operation only. In read operation, the read bit is done by using the voltage difference values between node and bit lines. Sense amplifier is a simple differential amplifier, which is used to read the data bit in the SRAM cell. It is also used in the read operation of the SRAM. Sense amplifiers are one of the most critical circuits in the periphery of CMOS memories. Their performance strongly affects both memory access time, and overall memory power dissipation. CMOS memories are required to increase speed, improve capacity and maintain low power dissipation. Decoders are constructed using inverters and AND gates for using as row and column decoders in an array circuit like SRAM and DRAM memory arrays. Row decoder is directly employed and column decoder is used in the array circuit with the help of column MUX, a column MUX is a simple

NMOS transistor with gate is controlled by the column decoder.

IV. RESULT AND DISCUSSION

When write/read_bar is enable, write data input is written in the SRAM cell at the allocated memory cell chosen by row and column decoders. The write and read operations are done successively in a single memory address. When read operation, the data write in the previous step is read and held that same value until the next read operation. The final output of the memory array is shown in the figure 6, which shows the waveforms write enable, Data in, row decoder inputs (r0, r1), column decoder inputs (c0, c1) and Data out.




Figure 6: Result of 4x4 SRAM array
Power of the array design is done by CADENCE as the average power consumed by the various transistors available in the design for each cycle of the input, row and column decoder inputs and outputs. The output of the 4x4 SRAM array is shown in the figure 6. Delay is calculated between the data input and data output is tabulated between existing 10T SRAM and designed 10T SRAM.

Power and delay comparison of both designs are shown in the table 2.

Table 2
Power and Delay using Cadence

Design	Power	Delay
Conventional 6T SRAM Array	901.3mW	321.2µs
Existing 10T SRAM Array	899.8mW	229.3ns
Designed 10T SRAM Array	761.7mW	125.6ns

Design of Low Power Memory Architecture using 10t Sram Array

The table shows that the power consumption is reduced by 15% and delay is reduced by 45% when compared with conventional 6T SRAM.

V. CONCLUSION

This design provides a low power SRAM memory architecture design without any variation in area by using the 10T SRAM array design. A 4×4 memory array also created using the modified 10T SRAM cell. Thus the proposed memory architecture reduces the power by 15% and delay by 45% when compared with existing memory architecture.

REFERENCES

1. Abdul Quaiyum Ansari and Javed Akhtar Ansari (2015), 'Design of 7T SRAM cell for low power applications', IEEE Transaction.
2. Abhishek Agal, Pardeep and Bal Krishan (2014), 'Comparative analysis of various SRAM cells with low power, high read stability and low area', International Journal of Engineering and Manufacturing.
3. Amalraj, K, Sathishkumar, P, Vigneshraja, K, Arunkumar, N and Anjo. C.A (2012), 'Nano scaled low power leakage St- based SRAM', IEEE Transaction
4. Apoorva Pathak, Divyesh Sachan, Harish Peta and Manish Goswami (2016), 'A modified SRAM based low power memory design', International Conference on VLSI Design.
5. Chung, Y and Lee, D. Y (2010), 'Differential-read symmetrical 8T SRAM bit-cell with enhanced data stability', Electronics Letters, Vol.46, No.18.
6. Deepti Kanoujia and Vishal Moyal (2014), 'Survey on various works done in reducing static power in various SRAM cells', International Journal of technology enhancements and emerging engineering research, vol 2, issue 11.
7. Dhanumjaya, K, Giri Prasad, M. N, Padmaraju, K and Raja Reddy, M (2011), 'Design of low power SRAM in 45 nm CMOS technology', International Journal of Engineering Research and Applications, vol. 1, issue 4, pp.2040-2045.
8. Dinesh Chand Gupta and Ashish Raman (2012), 'Analysis of leakage current reduction techniques in SRAM cell in 90nm CMOS technology', International Journal of Computer Applications, Vol. 50, No.19.
9. Gaurav Hemant Patil, Irene Susan Jacob, Dada Bhagwan Sargar and Sneha Revankar (2015), 'Design and implementation of SRAM', IRF International Conference.
10. Govind Prasad, Gande Bhargav and Srikar Datta (2016), 'Novel low power 10T SRAM cell on 90nm CMOS', International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics.
11. Gyan Prakash, Umesh Dutta and Mohd Tauheed Khan (2012), 'Dynamic power reduction in SRAM', International Journal of Engineering Research and Applications, Vol. 2, Issue. 5, pp.1781-1784
12. Hiroki Noguchi and Masahiko Yoshimoto (2008), 'Which is the Best Dual Port SRAM in 45-nm Process Technology?', IEEE Trans.
13. Ik Joon Chang, Jae-Joon Kim, Sang Phill Park and Kaushik Roy (2009), 'A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS', IEEE Journal of Solid-state Circuits, Vol. 44, No. 2.
14. Islam, A and Hasan, M (2012), 'Leakage Characterization of 10T SRAM Cell', IEEE Transactions on Electron Devices, Vol. 59, No. 3.
15. Jagadeesh, C, Nagendra, R and Neelima Koppala (2013), 'Design & analysis of different types of sleepy methods for future technologies', International Journal of Engineering Trends and Technology, Vol. 4, Issue. 4.
16. Kanika Kaur and Anurag Arora (2013), 'Performance of low power SRAM cells on SNM and power dissipation', International Journal of Emerging Trends & Technology in Computer Science, Vol. 2, Issue. 2.
17. Ken Martin (2000), 'Digital Integrated Circuit Design', Oxford University Press, Inc., pp. 437-452.
18. Kulkarni, J. P, Kim, K, and Roy, K (2007), 'A 160 mV robust Schmitt trigger based sub threshold SRAM', IEEE J. Solid-State Circuits, vol.42, no. 10, pp. 2303-2313.
19. Kundan Vanama, Rithwik Gunnuthula and Govind Prasad (2014), 'Design of low power stable SRAM cell', International Conference on Circuit, Power and Computing Technologies.
20. Liu, Z and Kursun, V (2008), 'Characterization of a novel nine transistor SRAM cell', IEEE Trans. VLSI Syst., Vol. 16, no. 4, pp. 488-492.
21. Manish Shrivastava, Saima Ayyub and Paresh Rawat (2015), 'Review on Performance of different Low Power SRAM Cell Structures', International Journal of Computer Applications, Vol. 127, No. 3.

22. Rabaey, J. M, Chandrakasan, A, and Nikolic, B (2005), 'Digital Integrated Circuits: A Design Perspective', 2nd ed. New Delhi, India: Prentice- Hall.
23. Shiny Grace.P and Sivamangai.N.M (2016), 'Design of 10T SRAM cell for high SNM and low power', International Conference on Devices, Circuits and Systems.
24. Vaddi, R, Dasgupta, S, and Agarwal, R. P (2010), 'Device and circuit co design robustness studies in the sub threshold logic for ultralow-power applications for 32 nm CMOS', IEEE Trans. Electron Devices, vol.57, no. 3, pp. 654-664.
25. Verma, N, Kong, J and Chandrakasan, A. P (2008), 'Nanometer MOSFET variation in minimum energy sub threshold circuits', IEEE Trans. Electronic Devices, Vol. 55, pp. 163-174.
26. Yuan-Yuan Wang, Zi-Ou Wang and Li-Jun Zhang (2012), 'A new 6-Transistor SRAM cell for low power cache design', IEEE Transaction

AUTHORS PROFILE



M. Madhumalini is currently working as an Assistant Professor at P.A College of Engineering and Technology, Department of Electronics and Communication Engineering. She completed her under graduation B.E(ECE) in the year 2004 and she completed M.E(Communication systems) in the year 2010. She has a 13 years of experience in the teaching

field. She is now pursuing ph.D.



B. Saranraj is currently working as an Assistant Professor at P.A College of Engineering and Technology, Department of Electronics and Communication Engineering. He completed his under graduation B.E(ECE) in the year 2009 and he completed M.E(Applied Electronics) in the year 2013. He has a 7 years of experience in the teaching field.