

Single Stage 180nm CMOS Low Noise Amplifier Topologies and Optimization Algorithms for S Band Frequency



Jahnavi.D, Kavya.G

Abstract: Low Noise Amplifier (LNA) plays an important role in radio receivers. It mainly determines the system noise and intermodulation behavior of overall receiver. LNA design is more challenging as it requires high gain, low noise figure, good input and output matching and unconditional stability. Further, designing a Low noise Amplifier requires active device selection, amplifier topology, optimization algorithms for superlative results. Hence this paper presents performance analysis of CMOS LNA based on different topologies and optimization algorithms for 180nm RF CMOS design in S band frequency. Here the best results, various limitations in each topology are reviewed and required specifications are determined in each designing. Further this best topology is used for designing LNA circuit which could be used in Indian Regional Navigation Satellite System (IRNSS) applications in dual band frequency.

Keywords : Low Noise Amplifier (LNA), CMOS, Radio frequency (RF), Noise Figure, Gain, Stability ,IRNSS.

I. INTRODUCTION

In recent modernized technologies mobile cellular, WLANs rules the entire universe. The delicacy of any receiver circuit is very critical as they are designed using RF components like antennas, filter circuits, low noise amplifier, mixers and converters. In radio receiver Low Noise Amplifier (LNA) designing is a challenging aspect as its design is very critical with high density integration. In general an amplifier increases both signal and noise at its input. The noise obtained from outside signal gets added with the inbuilt noise of the amplifier. This leads to decrease in SNR ratio at the output of the amplifier as shown in the equation (1).

$$SNR = \frac{Gain * Signal\ power}{Gain * Noise\ power + Amplifier\ Noise} \quad (1)$$

This SNR value degrades the performance of amplifier in the receiver circuit. In general the noise from the transmitted

signal cannot be minimized effectively but the noise which is inbuilt in the device can be turn down. Hence an amplifier circuit (LNA) is designed to provide minimum noise. LNA mainly amplifies very low power signal with remarkably not reducing the SNR ratio. The basic requirements of LNA are to minimize the noise coming from the device, provide high Linearity, very low power consumption, maximum Gain and matching. The main aim of Low noise amplifiers are to amplify the signal obtained from antenna as they are placed very close to the detection device and also reduce the noises. LNAs are widely used in applications such as ISM radios, cellular and PCS handsets, WLANs, GPS receivers, cordless phones and automotive remote keyless entry devices. The amplifier boosts the antenna signal in order to compensate for the feed line losses going from the antenna to the receiver. Here the Low Noise Amplifier (LNA) design is reviewed based on various topologies for 180nm RF CMOS technology. This survey is mainly done to determine which techniques would be useful for designing LNA that could be used in space applications.

This paper is organized as follows. Section II provides LNA specifications such as active device simulation, LNA parameters and different topologies. Section III discusses about the literature survey based on different topologies and different optimization algorithms. Finally section IV presents the conclusion.

II. LNA SPECIFICATIONS

Device performance and its limitations, amplifier topologies, CAD design tools, Environmental impacts and testing techniques are the main aspects to be considered in order to design a perfect amplifier circuit. Here LNA specifications are mainly targeted on different topologies, LNA parameters and the active device simulation. Basically LNAs are designed using various techniques such as single ended, resistive termination, Differential, Balanced, Cascode topology, feedback topology, and gm boosted topologies. LNA parameters to be calculated are Gain, Noise figure, input and output reflection coefficient, Linearity, Stability factor, reverse isolation factor and power consumption. The third important specification is the active device selection where generally CMOS, SiGe HBT, GaAs/InP HBT, MESFET, HEMT devices are considered.

III. LITERATURE SURVEY

It is very essential to study the existing techniques proposed by various researchers in respective fields.

Manuscript published on 30 September 2019

* Correspondence Author

Jahnavi.D*, Information and Communication Engineering, Anna University, Chennai, India. Email: jahnavi@saec.ac.in

Kavya.G, Electronics and Communication Engineering, S.A.Engineering College, Anna University Chennai, India. Email: drgkavya@saec.ac.in

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

A literature review is done on LNA designing using different topologies and optimization algorithms to design a perfect 180nm RF CMOS LNA. Review is carried out by considering various research works on 180nm technology and tabulation is provided with the LNA parameters determined in each designing. The following literature review discusses all the different techniques.

A. Based on Topologies

Single-stage Cascode low noise amplifier (LNA) is proposed in [1] for S-band frequency specifically for cryogenic applications. In this paper, the LNA design has been realized with UMC 180 nm technology considering cryogenic environment conditions. This LNA achieves power gain of 15.8 dB, +2 dBm IIP3, and 1.6 dB noise figure (NF) at 2.075 GHz providing 7.66 mA current from a 1.8 V supply.




Fig. 1. (a) Basic Cascode topology, (b) Modified Cascode topology [2].

Comparison between basic Cascode and modified Cascode topology as shown in figure 1(a) and 1(b) are proposed in [2]. Basic cascode topology provides high performances due to the common source stage in it, but it reduces the noise figure parameter in LNA. Hence a modified cascode topology is designed in this paper by adding additional transistor to the common source stage. This modified cascode LNA provides 10% high gain and low NF than basic cascode design. It provides 19.2 dB gain and 0.416 dB NF at 2.4 GHz.




Fig. 2. Common Gate Topology

Common Gate LNA (CGLNA) as shown in figure 2 bestows wideband input matching. This topology is mainly considered for better impedance matching and more desirable gain. CGLNA has a major drawback of larger Noise Figure and unstable linearity. This could be overcome with the help of differential ended method as proposed in [3] where capacitor cross coupled technique is used for providing minimum noise figure with better linearity performance. The common-gate LNA provides larger bandwidth and are often used in high-frequency application.

A common-gate (CG) amplifier with transconductance nonlinearity cancellation technique is employed in [6] which are mainly used for wideband applications. CGLNA are mainly considered for its attractive isolation and impedance matching features. Linearity issues are the major drawback of CGLNAs which is mainly caused due to the transconductance in the transistors. Hence usage of multigate transistor, feedback techniques is employed in common gate design to overcome its limitations.

A CS-CS Current reuse LNA [4] is proposed. This proposed work involves the design of LNA with common source topology with current reuse technique as shown in fig 3. Current reuse structure mainly achieves maximum gain with minimum power consumption. This technique is carried out using cascaded LNA where the second stage reuses the bias current of the first stage to save power.




Fig. 3. Current reuse Topology

A Unique dual band concurrent fully integrated LNA with current reuse topology is proposed [10]. Concurrent LNAs are provided as they achieve narrowband gain and matching at multiple frequencies. The current reuse topology adopted here has two stage cascade amplifier where the first stage is CS amplifier and cascode amplifier as the second stage which eliminates the miller effect and provides a better isolation from output signal.

High gain and better noise performance are achieved by Common Source (CS) stage inductive degeneration topology as shown in fig 4 is proposed in [5]. In general this topology is mainly considered attractive and highly efficient as it provides proper matching, higher gain and lowest Noise Figure when compared with other topologies. But it provides certain failures which could be overcome by Differential ended method. Reduction in input noise is the most explicit property of differential operation. This method rejects common mode noise components and it is very less sensitive to the gate induced current noise.




Fig. 4. CS Inductive degeneration Topology

Design of two different LNA’s is proposed for WiMax applications [7]. Cascode common source (CS) amplifier and shunt feedback topology as shown in fig 5 is adapted in this paper. Common source amplifier is proposed using cascode topology which is mainly used since it provides higher gain due to its increase in output impedance. Feedback LNA is designed using shunt feedback topology which has various benefits as it provides very high linearity and it could be a great choice in wide band application. But shunt feedback topology is not considered when compared with CS cascode topology because it provides higher noise figure.




Fig. 5. Shunt Feedback Topology

Low Noise Amplifier for WLAN front end applications using enhancement mode technology has been proposed [8]. This design adopts feedback and balanced topology. Feedback topologies are mainly used to overcome input matching network problem as it fails to achieve minimum VSWR and low noise figure concurrently. Hence feedback techniques solve these problems by inserting modest value of inductor to the ground. Balanced topology as shown in fig 6 is adopted to provide better stability and meet failures in return loss specifications due to large mismatch on the input and output.




Fig. 6. Balanced Topology

An Inductorless wideband LNA for software defined radio is presented [9]. Shunt–shunt LNA with active feedback

technique is adopted for first stage and CS amplifier as digitally tunable variable gain reconfigurable second stage. This proposed circuit provides better bandwidth and high gain performance. Variable gain remains challenging to be achievable in feedback amplifier without disturbing its input matching. Hence digitally tunable second stage is mainly adapted to provide variable gain to maintain linearity in the design.

B. Based on Algorithms

This performance analysis is carried out on the designs where different optimization algorithms are implemented. Various algorithms like particle swarm optimization, noise cancellation technique, geometric programming (GP) method and NSGA-II algorithms are been reviewed.

- Fabrication of inductorless LNA with Noise Cancellation technique is proposed [12]. In this proposal a cascode topology is used where Common source amplifier is followed by CG amplifier. CS stage is mainly used as it provides higher gain and CG path is adopted for better input impedance matching. Here this CG path contributes enough noise in the circuit, thus noise cancellation technique is used to reduce noise contributed by CG path.
- Low Noise Amplifier design with Inductive source degeneration topology with Particle swarm optimization technique is proposed [13]. This technique is an iteration process where multiple candidate solutions will be taken and each will be considered as a separate particle. Each particle has its own position and velocity, thus at each iteration the particle updates its position and velocity. This LNA design provides a gain of 32 dB with 0.52 Noise Figure.
- A Convex optimization approach is proposed [14] for designing LNA in deep submicron CMOS process. CS with inductive source degeneration topology is employed with convex optimization method (a form of geometric programming). This optimization method is employed to reduce the noise figure in the design. It mainly concentrates on the short channel effects such as excess thermal noise and this optimization procedure will perform optimal selection of device parameters.
- A design and optimization of LNA for wireless applications is proposed [15] where Elitist Non- Dominated Sorting Genetic Algorithm [NSGA-II] is been used to determine various values of components in the design. This optimization genetic algorithm is used over single ended LNA where it provides different parameters like isolation probability, population size, crossover probability and number of generations.
- Narrowband LNA in 180nm CMOS technology using Simulated Annealing algorithm with cross over operator is proposed [16]. This method uses simulated annealing algorithm which reduces local minimums by saving promising solutions of each design. Low Noise Amplifier design on 180nm CMOS technology with close to 1.8 V power supply mainly targeted for 1-3 GHz frequency range is considered here. Different topologies and optimization algorithms were compared to provide results for the given specifications.



Table I: 180NM CMOS LNA based on Topologies.

Ref	Year	Freq (GHz)	Topology	Gain (S21) dB	NF (dB)	Power Supply (V)	IIP3 (dBm)	S11	S22
1	2017	2.075	Basic cascode Topology	15.8	1.6	1.8	2	-19.2	-21.7
2	2016	3	Modified Cascode Topology	19.2	0.416	1.8	-8.42	-13.74	-0.87
3	2017	1.6	Capacitor cross coupled Common Gate topology	19.5	2.1	2.2	8.3	<-10	NA
4	2015	5.4	CS-CS current reuse technique	12.554	0.423	1.2	NA	-23.847	-17.479
5	2015	1.6	Inductive Degeneration Topology	19	1.1571	1	NA	-13.152	NA
6	2009	2.4	Common Gate Topology with Noise Cancellation Techniques	10	4	1.8	OIP3= 26.5	NA	NA
7	2013	5.9	Cascode CS Topology	15.7	1.85	1	-5.5	-9.5	-14.4
			Shunt Feedback Topology	19.9	2.63	1	-5	-11.2	-22.8
8	2012	2.4	Feedback Topology	10.024	1.53	5	28.07	-14.757	-17.093
			Balanced Topology	17.112	0.846	5	NA	-30.412	-30.679
9	2010	2	Shunt-shunt LNA with active feedback Topology	16	3.5-4.5	1.8	NA	NA	NA
10	2010	2.4	Current Reuse Topology	21	2.5	1.8	NA	-12.7	-12.7

Table II: 180NM CMOS LNA based on Algorithms

Ref	Year	Freq (GHz)	Topology	Algorithms/ Methods	Gain (S21) dB	NF (dB)	Power Supply (V)	IIP3 (dBm)	S11	S22
12	2017	0.1-1.8 GHz	Cascode Topology	Noise Cancellation Technique	14.5	3.0-3.8	1.8	0.25	<-7.8	NA

13	2016	2.4 GHz	Cascode Inductive source degeneration topology	Particle Swarm Optimization	32	0.52	1.8	-14.7	-14.63	-11.55
14	2015	4 GHz	Common Source Inductive source degeneration topology	Geometric programming (GP) optimization method	10	0.8229	2	NA	NA	NA
15	2014	3-5GHz	Cascode LNA with inductive source degeneration	Elitist Non-Dominated Sorting Genetic Algorithm (NSGA-II)	14.49	1.897	1.8	NA	NA	NA
16	2013	2.45 GHz	Cascode topology LNA with inductive degeneration	Simulated Annealing algorithm and an automatic weight adjustment technique	13.6	1.95	1.8	-10.5	-17	-12

Based on the survey regarding topologies and algorithms, Table I and Table II provides the consolidated comparative values and provide us the different LNA parameters values such as Gain, Noise Figure, return loss while applying different topologies and algorithms having 180nm CMOS technology as common value. Here Figure 7 provides the Gain and Noise Figure outcome for the discussed topologies and algorithms.

The graph is constructed by reading Gain and Noise Figure (NF) results of various topologies from Table I and II. The X axis of the graph represents different topologies and Y axis shows Gain and NF in dB range. Performance analysis of topologies and optimization algorithms are analyzed where Cascode inductive source degeneration technique provides a high gain of >30 dB and noise figure of < 1 dB. Common gate

topology provides reasonable gain around 20 dB with a drawback of > 3 dB noise figure. Even common gate provides linearity issues which could be overcome by feedback topologies. Feedback topology is used to provide high linearity and better NF values as mentioned in the above graph. Optimization of CMOS LNA for minimizing the noise figure is analyzed here. Quality factor and impedance matching circuits are mainly considered for optimization methods. The NF values in the graph from [13] to [16] references in y axis shows better results more or less equal to 1 dB which is achieved by considering various iteration values which improves the LNA specifications. Hence concluding Cascode Inductive source degeneration topology with particle swarm optimization algorithm is best suited for 180nm CMOS technology for L and S band Frequency.




Fig. 7. Gain and Noise Figure results of different topologies and Algorithms

IV. CONCLUSION

Low Noise Amplifier (LNA) is reviewed based on different topologies, its performance and limitations. Analysis based on Cascode topology, current reuse technique, Cascode

inductive source degeneration topology, feedback technique and balanced technique is performed.

This analysis mainly focuses on 180nm CMOS technology and performance of each topology is elaborated. Various optimization algorithms for better results are also been reviewed. Hence by concluding Cascode inductive source degeneration topology remains most effective to provide higher Gain, lowest Noise Figure and best matching results for this 180nm CMOS technology at S band frequency and particle swarm optimization technique remains best for this technology. Further this topology and algorithm may be used to design LNA circuit for dual band frequency.

ACKNOWLEDGMENT

The authors would like to thank Indian Space Research Organization (ISRO) for funding this project (Ref: ISRO/RES/4/654/18-19).

REFERENCES

1. Alican Çağlar., Mustafa Berke Yelten., "A high linearity LNA using 180 nm CMOS technology for S-Band", *Circuit Theory and Design (ECCTD), European conference*, 2017, ISSN: 2474-9672.
2. Prameela B., Asha Elizabeth Daniel, "Design of Low Noise Amplifier for IEEE standard 802.11b using Cascode and Modified Cascode Techniques", *Global Colloquium in Recent Advancement and Effectual Researches in Engineering Science and Technology*, 2016, pp 443-449.
3. Guo B, Chen J., "A wideband common-gate CMOS LNA employing complementary MGTR technique" *Microwave Optical Technology Letters*, 2017, 59:1668-1671. <https://doi.org/10.1002/mop.30601>.
4. S.Udaya Shankar, M.Davidson Kamala Dhas, "Design and Performance of 5.4 GHz CMOS Low Noise Amplifier using Current Reuse Technique in 0.18 μm Technology," *Procedia Technology, Elsevier*, 2015, pp 135-143.
5. Syed Ibadur Rahman., Shaik Abdul Kareem., Shaik Habeeb., "Design of a Low Noise Amplifier using 0.18 μm CMOS technology", *International Journal of Engineering And Science (IJES)* ISSN (e): 2319 – 1813 ISSN, 2015, (p): 2319 – 1805, 11-16.
6. Kim TW. "A common-gate amplifier with transconductance nonlinearity cancellation and its high-frequency analysis using the Volterra series", *IEEE Trans Microwave Theory Tech*, 2009; 57(6):1461-1469.
7. Kavyashree.P., Dr. Siva S Yellampalli., "The design of Low Noise Amplifiers in Nanometer Technology for WiMAX Applications", *International Journal of Scientific and Research Publications*, ISSN 2250-3153, 2013, pp 1-6.
8. M.H. Misran., M.A. Meor Said., M.A. Othman., M.M. Ismail., H.A. Sulaiman., K.G. Cheng. "Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application", *Malaysian Technical Universities Conference on Engineering & Technology 2012*, MUCET 2012, pp 323-331.
9. Boyu HU1., Xiaopeng YU1., Lenian HE1., Wei Meng LIM2., Kiat Seng YEO2., "Analysis and Design of Wideband Low Noise Amplifier with Digital Control", *Radioengineering*, VOL. 19, NO. 4, 2010 .pp 527-535.
10. Ehsan Kargaran., Bahman Madadi. "Design of a Novel Dual-Band Concurrent CMOS LNA with Current Reuse Topology", *International Conference on Networking and Information Technology*, 2010, pp 386-388.
11. Woo S, Kim W, Lee C-H, Kim H, Laskar J. "A wideband low power CMOS LNA with positive-negative feedback for noise, gain, and linearity optimization.", *IEEE Trans Microwave Theory Tech*. 2012;60(10):pp 3169-3178.
12. Yiming Yu., Kai Kang., Yiming Fan., Chenxi Zhao., Huihua Liu., Yunqiu Wu., Yongling Ban., Wen-Yan Yin., "Analysis and Design of Inductorless Wideband Low-Noise Amplifier with Noise Cancellation Technique.", *IEEE*, 2169-3536, pp 1-7.
13. Sudhakar Kolakaluri., Shaik Silar Nagura., Rajib Kar., P. Ghoshal., D.Mandal., "Optimization of Low Noise Amplifier using Particle Swarm Optimization", *International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)*, 2016, pp 2055-2058.

14. David H. K. Hoe., Xiaoyu Jin., "The Design of Low Noise Amplifiers in Deep Submicron CMOS Processes: A Convex Optimization Approach", *Hindawi Publishing Corporation*, pp 1-16.
15. V. P. Bhale., U. D. Dalal., "Design and Optimization of CMOS 0.18 μm Low Noise Amplifier for Wireless Applications", *International Journal of Information and Electronics Engineering*, 2014, pp 92-97
16. Tiago Oliveira Weber., Sergio Chaparro., Wilhelmus., A. M. Van Noije., "Synthesis of a Narrow-band Low Noise Amplifier in a 180 nm CMOS Technology using Simulated Annealing with Crossover Operator", *IEEE*, 2013.
17. Firmansyah Teguh., Supriyanto Supriyanto., Herudin Herudin., Wibisona Gunawan., Alaydrus Mudrik., "Multiband RF Low Noise Amplifier (LNA) base on Multi section Impedance Transformer for Multi frequency Application", *International Journal of Applied Engineering Research*, Research India Publications, 2016, ISSN 0973-4562, pp 3478-3483.
18. Inder J. Bahl., *Fundamentals of RF and Microwave Transistor Amplifiers*. A John Wiley & Sons, Inc., Publications, 2009.
19. B. Razavi, "Design of Analog CMOS Integrated Circuits", ser. *Elect. Comput. Eng.* New York: McGraw-Hill, 2001.
20. B. Razavi, "RF Microelectronics", second edition ed. Prentice Hall, 2011.
21. T. H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2004.
22. Roshan, Pejman, and Jonathan Leary. "802.11 Wireless LAN fundamentals". Cisco press, 2004.
23. Antonio Raffo, Giovanni Crupi, "Microwave Wireless Communications from Transistor to System Level", 2016. Elsevier Ltd, Academic Press.

AUTHORS PROFILE



Jahnavi.D received the B.E. degree in Electronics and Communication Engineering and the M.E. degree in Applied Electronics from Anna University, Chennai, TN, India, in 2010 and 2013. She is currently pursuing the Ph.D. degree in Information and Communication Engineering at Anna University, Chennai, TN, India. She is working as Research Fellow in S.A. Engineering College for a project funded by Indian Space Research Organization (ISRO). Her current research interest includes CMOS RF/Microwave Integrated Circuits, IC fabrication.



G.Kavya, received the B.E degree in Electronics and Communication Engineering in the year 1999 from Govt. College of Engineering, Salem, affiliated to Madras University and the M.E. degree in Electronics Engineering in the year 2003 at MIT, Anna University. She has received her Ph.D. from Sathyabhama University in the area of Electronics Engineering in the year 2015. She is currently working as Professor in Department of Electronics and Communication Engineering, S.A Engineering College, Chennai -77. She has 20 years of teaching experience in handling UG classes and PG classes. She has guided many B.E. and M.E projects. She is also guiding Ph.D. research scholars in her area of interest. Her areas of interest include VLSI, Microwaves and Signal Processing. She has well authored many papers in national and international journals. She is a member in ISTE, IETE and IEEE professional societies. She is currently working on a project funded by Indian Space Research Organization (ISRO) as Principal Investigator.