Qunatum-Dot Cellular Automata Technology based Optimized Multiplexers Design

Adepu Hariprasad, Sumanth Kumar Chennupati

Abstract— Multiplexer plays a dynamic role in the optimization of a digital circuit (FPGA, ALU and memory circuits etc) implementations. Due to continuous Scaling of CMOS device, has already reached to the minimum transistor size, hence, it is not possible to reduce the transistor dimensions further without scaling issues and functionality affect. QCA is one of the emerging and promising new nanotechnologies and is suitable to replace conventional CMOS technology, and potentially able to solve the physical limitations and challenges of CMOS scaling issues. In this paper, the proposed 2:1 multiplexer structure makes the use of inherent characteristics of QCA cells to act as an efficient multiplexer. The proposed QCA based multiplexer architecture improves 50% of design area, 29% of cell count and 75% of the cost when compared with the earlier designed best multiplexer architectures. Higher order multiplexers 4:1 and 8:1 are also designed using proposed 2:1 multiplexer which improved performance to a greater extent relative to existing efficient multiplexer architectures. The design and simulation of circuits have been performed using software tool QCA Designer Version 2.0.3.

Keywords: Scaling issues, Nanotechnologies, Quantum-dot Cellular Automata (QCA), Majority gate, QCA clock

I. INTRODUCTION

Continuous shrinking in the size of the transistor results more leakage currents and higher power consumption [4]. To overcome these shortcomings, as successor to CMOS, deep research proposed a few nanotechnologies like Single Electron Transistor (SET), Quantum dot Cellular Automata (QCA), Resonant Tunneling Diodes (RTD), carbon nanotubes, tunneling phase logic, etc. Among these technologies ultra low power dissipation, faster clocking and high device density make the QCA, an emerging research area in nanotechnology field. QCA is an emerging nanotechnology with extremely small size and it is not only works with ultra-low power consumption but also offers solutions for problems and limitations faced by the conventional CMOS technology in which the computation is performed by the quantum dots. The multiplexers (MUXs) have wide applications in digital circuit implementation such as ALU, RAM, etc. [22]. The reduction in size of the multiplexer reduces the size of the digital circuits to a greater extent [1]. In this paper, we have proposed an optimized novel implementation of 2:1 MUX with which higher order multiplexers like 4:1 and 8:1 MUXs have been realized. The comparison of various characteristics of these designs with regard to the existing designs is also presented. The paper is knitted as follows. Section 2 introduction about QCA, section 3 Existing work, section 4 proposed multiplexer designs, section 5 simulation results and discussions and at the end section 6 concluding remarks of the work.

II. BACKGROUND

Each QCA cell presents with four quantum dots which are positioned at the corners of square and two free electrons. The electrons can quantum-mechanically tunnel among the dots and settle in polarization either p=−1 (logic 0) or p=1 (logic 1). The basic building blocks in QCA technology designs are [1-2].

i) Majority gate function: This majority gate can be programmed in such a way that it functions as a 2-input AND gate or 2-input OR gate by fixing polarization of one out of three input cells to p=−1 (logic 0) or p=+1 (logic 1) respectively.

M (A, B, C) =AB+BC+CA

ii) QCA Inverter: The Inverter is the logical gate which produces output complement of the input. And it can be realized in different configurations.

iii) QCA Wire: Information is transmitted in QCA from one place to another place by QCA binary wires constructed from an array of cells having same polarization.

iv) QCA Clock: is used for providing power to the circuit which leads to adjustment of tunneling of barriers to raise or down between quantum dots and thus enabling transfer of electrons between the quantum dots and cells.

III. EXISTING WORK

Multiplexer is an important device in the implementation of digital memory circuits, allows us to choose one of the 2ⁿ input lines to one output based on the value on ‘n’ select lines. The Boolean expression for output of 2:1 multiplexer is given by (2)

\[ \text{OUT} = S_dI_0 + S_\bar{d}I_1 \]  

The existing 2:1 multiplexer architectures are shown in Fig. 1 and 2. Recently proposed QCA multiplexer design [23] shown in Fig.1(a). It has 17 QCA cells, 0.02 by μm² area and 2 clock zones latency. The design shown in Fig.1(b)[14], consists of 27 cells, 0.03 μm² area and 3 clock zones. The other structure shown in Fig. 1(c) [17], takes 26 cells, 0.02
µm² area and 2 clock zones latency. The design in Fig. 1(d) [19] uses 22 cells, 0.02 µm² area and 2 clock zones. Fig. 1(e) design [20] needs 15 cells, 0.02 µm² area and 2 clock zones. The structure in Fig. 1(f) [7] has 36 cells, 0.04 µm² and 4 clock zones. The design in Fig. 1(g) [5], has 46 cells, 0.06 µm² and 4 clock zones. The multiplexer in Fig. 1(h) [8] requires 67 cells, 0.11 µm² and 4 clock zones. The structure shown in Fig. 1(i) [15], consists of 23 cells, 0.03 µm² and 3 clock zones. Another multiplexer shown in Fig. 2(a) [16], consists of 37 cells, 0.09 µm² area and 3 clock zones. The other 2:1 mux as in Fig. 2(b) [17], has 25 cells, 0.03 µm² area and 3 clock zones latency. The structure shown in Fig. 2(c) [9], has 34 cells, 0.04 µm² area and 4 clock zones. Fig. 2(d) shows another design [13] with 49 cells, 0.06 µm² area and 2 clock zones latency. The structure shown in Fig. 2(e) [6] has 80 cells 0.12 µm² and 4 clock zones. The multiplexer structure presented in Fig. 2(f) [12] consists of 34 cells, 0.05 µm² and 4 clock zones.

To implement 2:1 multiplexer, three majority gates and one inverter is necessary. The 2:1 multiplexer with majority gate function can be expressed as (3)

\[ OUT = M(M(I_0, S, 0), M(I_1, S, 0), 1) \]  
 (3)

Performance of the any digital design is measured by the following characteristics [26].

i) Cell count:
The number of QCA cells used for the design.

ii) Design Area:
The area occupied by the design. This area is displayed on the software tool QCA Designer 2.0.3 window once the design has selected by cursor. Design Area is expressed in µm².

---

Fig.1. Existing QCA based 2:1 multiplexer: (a) [23], (b) [14], (c) [17], (d) [19], (e) [20], (f) [7], (g) [5], (h) [8], (i) [15].
iii) Ratio:
Provides the information regarding the amount of improvement has been made with respect to existing design. There are two types of ratios.

a) The ratio calculated with cell count information i.e improvement made in terms of number of QCA cells. b) Ratio with respect to the design area i.e the improvement in terms of design area.

iv) % design area improvement:
The information about the percentage of improvement in the proposed design area relative to existing design and is calculated by the formula

\[
\text{% improvement in design} = \frac{\text{existing design} - \text{proposed design}}{\text{existing design}} \times 100
\]  

(4)

v) Latency:
The time that the design takes to produce output after execution is the Latency and is expressed in terms of clock zones or clock cycles.

vi) Cost:
The performance of the system can also be measured by cost which is given by (5)

\[
\text{Cost} = \text{Design Area} \times \text{Latency}
\]  

(5)

Significance of the cost reduction implies that either area occupied or the latency (time delay) of the design to produce the output is small or both are small.

IV. THE PROPOSED MULTIPLEXER
Initially, unique ultra-efficient 2:1 MUX structure has been proposed, then 4:1 and 8:1 MUX structures has been designed using proposed 2:1 structure.

a) Proposed 2:1 Multiplexer:
Proposed 2:1 MUX makes uses inherent characteristics of the cell to perform the functionality of multiplexer and is required 12 QCA cells, 0.01 $\mu$m² design area and one clock zone. The majority gate representation, schematic, block diagram, and QCA design is shown in Fig.3.

Fig.3 Proposed 2:1 MUX (a) Majority gate representation (b) Block diagram (c) QCA layout.

The design has two inputs ‘I₀ & I₁’, one output ‘OUT’ and one selector signal ‘S’ based on which one of the input is selected to the output. The output of the multiplexer is “I₀” when S=0 and “I₁” when S=1 as shown in truth table1.
b) 4:1 MUX Design:
Proposed 4:1 MUX has been generated by replicating the proposed 2:1 MUX. This takes 49 QCA cells, 0.06 \( \mu m^2 \) design area and 0.75 clock cycle (3 clock zones). The contains four inputs \( I_0, I_1, I_2, I_3 \) and two selectors \( S_1, S_0 \) and one output OUT as shown in Fig.4. Truth table for 4:1 MUX is in the table 2. 4:1 MUX Implementation with majority gate is in Fig.4 (a). Block diagram with 2:1 MUX and QCA layout are in Fig.4 (b) and Fig.4(c) respectively. The logic expression is given by (6)

\[
OUT = \overline{S}_1 \overline{S}^0I_0 + \overline{S}_1SI_1 + S_1 \overline{S}_0I_2 + S_1S_0I_3 \quad (6)
\]

![Fig.4. The proposed 4:1 MUX](image)

\[
\begin{array}{ccc}
S_0 & OUT & S_1 \\
0 & I_0 & 0  \\
1 & I_1 & 1
\end{array}
\]

Truth tables: Table 1-2:1MUX Table 2- 4:1 MUX Table 3- 8:1 MUX

![Truth tables](image)

\[
OUT = \overline{S}_2 \overline{S}^1 \overline{S}^0I_0 + \overline{S}_2 \overline{S}^1SI_1 + \overline{S}_2SI_2 \overline{S}^0I_2 + \overline{S}_2SI_3 \overline{S}^0I_3 + S_2 \overline{S}_0I_4 + S_2 \overline{S}^1I_5 + S_2SI_6 + S_2SI_7 \quad (7)
\]

c) 8:1 MUX Design:
8:1 MUX has been generated by replicating the proposed 2:1 MUX, it has 156 QCA cells, 0.20 \( \mu m^2 \) design area and 1.5 clock cycle (6 clock zones). The design has 8 inputs \( I_0, I_1, I_2, I_3, I_4, I_5, I_6, I_7 \), 3 selectors \( (S_2, S_1, \text{and } S_0) \) and one output OUT as shown in Fig.5. From the truth table the MUX OUT signal is equal to \( I_0, I_1, I_2, I_3, I_4, I_5, I_6, \text{and } I_7 \) when the decimal form of \( S_2, S_1, \text{and } S_0 \) is equal to “0”, “1”, “2”, “3”, “4”, “5”, “6”, and “7” respectively. Output of the MUX is one of the inputs based on selector lines as in the truth table 3. The majority gate representation, schematic of 8:1 MUX using 2:1 MUX and QCA design layout are in Fig.4 (a), (b) and (c) respectively. Its Boolean expression for OUT is given by (7)
V. RESULTS AND DISCUSSIONS

The results of all the proposed designs and earlier designs have discussed. Bistable approximation is used for supplying input combinations with the following parameters: The dimensions of each QCA cell is 18nm in all sides, diameter of quantum dot is 5 nm, number of samples 12800, relative permittivity 12,900, maximum iterations in each sample 100, clock high 9.80000e-22 J and clock low is 3.80000e-23 J, amplitude factor of the clock is 2.0000, radius of effect is 65nm and convergence tolerance 0.0010000. The simulation results of 2:1 MUX with uncomplemented and complemented forms of output are shown in Fig.6. The results and performance of the proposed 2:1 MUX and earlier MUXs have been presented in terms of cell count, area, Latency and type of wire crossing in the table 6 [5-8,14,16,17,19,21-23].

From the table 4, the proposed 2:1 MUX provides the best in terms of cell count, latency, area and cost compared to the earlier structures without any wire crossings either coplanar or multilayer [27]. Simulation results of 4:1 MUX have presented in Fig.8. The performance of proposed 4:1 MUX and previous MUXs are comparisons are in table 5 [5-8, 19, 21-23]. The simulation results of 8:1 MUX have been presented in the Fig.8 [5,13,20-23]. Result of proposed 8:1 MUX and previous MUXs are presented in table 6 and the simulation results are shown in Fig.9. Thus the proposed 8:1 MUX affords good improvement in the cell count, design area, latency and cost. From tables, the proposed 2:1 MUX has an improvement of 29% in the cell count, 50% in the design area and an improvement of 75% in the cost compared to best existing MUXs. As well as the proposed 4:1 MUX provides 76% improvement in the design area, 77% in the cell count and 88% improvement in the cost relative to best existing 4:1 MUXs. Also the proposed 8:1 MUX shows an improvement of 73% in the cell count, 76% in the design area and 33% in the cost relative to best existing 8:1 MUXs.

VI. CONCLUSION

The proposed ultra efficient 2:1 MUX takes the advantages of inherent characteristics of quantum technology to create desired output, the proposed one provides better speed, occupies less area and significantly more robustness than the previous designs. 4:1 MUX and 8:1 MUX are implemented by exploiting the proposed 2:1 MUX. It has been shown that, the proposed design provides much improvement in cell count, design area, latency and cost compared to previous QCA MUXs. Implementation and simulation of proposed designs are performed using QCA Designer-2.0.3[3].
Fig. 8. The simulation result of proposed 4:1 MUX

Fig. 9. The simulation result of 8:1MUX
Table 4: The Comparison of performance for the 2:1 MUX architectures

<table>
<thead>
<tr>
<th>Structure</th>
<th>Number of cells</th>
<th>Ratio</th>
<th>Design Area µm²</th>
<th>Ratio</th>
<th>Percentage Reduction in design area</th>
<th>Latency in clock zones</th>
<th>Clock cycles</th>
<th>Wire crossing</th>
<th>Cost= Design Area * latency (in clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>12</td>
<td>1</td>
<td>0.01</td>
<td>1</td>
<td>-</td>
<td>1</td>
<td>0.25</td>
<td>C Coplanar</td>
<td>0.0025</td>
</tr>
<tr>
<td>[23]</td>
<td>17</td>
<td>1.41</td>
<td>0.02</td>
<td>2</td>
<td>50</td>
<td>2</td>
<td>0.5</td>
<td>C Coplanar</td>
<td>0.01</td>
</tr>
<tr>
<td>[14]</td>
<td>27</td>
<td>2.25</td>
<td>0.03</td>
<td>3</td>
<td>67</td>
<td>3</td>
<td>0.75</td>
<td>C Coplanar</td>
<td>0.0225</td>
</tr>
<tr>
<td>[17]</td>
<td>26</td>
<td>2.16</td>
<td>0.02</td>
<td>2</td>
<td>50</td>
<td>2</td>
<td>0.5</td>
<td>C Coplanar</td>
<td>0.01</td>
</tr>
<tr>
<td>[19]</td>
<td>22</td>
<td>1.83</td>
<td>0.02</td>
<td>2</td>
<td>50</td>
<td>2</td>
<td>0.5</td>
<td>C Coplanar</td>
<td>0.01</td>
</tr>
<tr>
<td>[20]</td>
<td>15</td>
<td>1.25</td>
<td>0.02</td>
<td>2</td>
<td>50</td>
<td>2</td>
<td>0.5</td>
<td>C Coplanar</td>
<td>0.01</td>
</tr>
<tr>
<td>[7]</td>
<td>36</td>
<td>3</td>
<td>0.04</td>
<td>4</td>
<td>75</td>
<td>4</td>
<td>1</td>
<td>M Multilayer</td>
<td>0.04</td>
</tr>
<tr>
<td>[5]</td>
<td>46</td>
<td>3.83</td>
<td>0.06</td>
<td>6</td>
<td>83</td>
<td>4</td>
<td>1</td>
<td>C Coplanar</td>
<td>0.06</td>
</tr>
<tr>
<td>[8]</td>
<td>67</td>
<td>5.58</td>
<td>0.11</td>
<td>11</td>
<td>91</td>
<td>4</td>
<td>1</td>
<td>C Coplanar</td>
<td>0.11</td>
</tr>
<tr>
<td>[15]</td>
<td>23</td>
<td>1.92</td>
<td>0.03</td>
<td>3</td>
<td>67</td>
<td>3</td>
<td>0.75</td>
<td>C Coplanar</td>
<td>0.0225</td>
</tr>
<tr>
<td>[16]</td>
<td>57</td>
<td>4.75</td>
<td>0.09</td>
<td>9</td>
<td>89</td>
<td>4</td>
<td>1</td>
<td>C Coplanar</td>
<td>0.09</td>
</tr>
<tr>
<td>[18]</td>
<td>25</td>
<td>2.08</td>
<td>0.03</td>
<td>3</td>
<td>67</td>
<td>3</td>
<td>0.75</td>
<td>C Coplanar</td>
<td>0.0225</td>
</tr>
<tr>
<td>[9]</td>
<td>34</td>
<td>2.83</td>
<td>0.04</td>
<td>4</td>
<td>75</td>
<td>4</td>
<td>1</td>
<td>C Coplanar</td>
<td>0.04</td>
</tr>
<tr>
<td>[13]</td>
<td>49</td>
<td>5.58</td>
<td>0.06</td>
<td>6</td>
<td>83</td>
<td>4</td>
<td>1</td>
<td>C Coplanar</td>
<td>0.06</td>
</tr>
<tr>
<td>[12]</td>
<td>34</td>
<td>2.83</td>
<td>0.05</td>
<td>5</td>
<td>80</td>
<td>4</td>
<td>1</td>
<td>C Coplanar</td>
<td>0.05</td>
</tr>
<tr>
<td>[6] using QCA LG</td>
<td>140</td>
<td>12.2</td>
<td>0.28</td>
<td>28</td>
<td>96</td>
<td>8</td>
<td>2</td>
<td>M Multilayer</td>
<td>0.56</td>
</tr>
<tr>
<td>[6] using Handmade</td>
<td>80</td>
<td>7.33</td>
<td>0.12</td>
<td>12</td>
<td>92</td>
<td>4</td>
<td>1</td>
<td>M Multilayer</td>
<td>0.12</td>
</tr>
</tbody>
</table>

Table 5: The Comparison of performance for the 4:1 MUX architectures:

<table>
<thead>
<tr>
<th>Structure</th>
<th>Number of cells</th>
<th>Ratio</th>
<th>Design Area µm²</th>
<th>Ratio</th>
<th>Percentage Reduction in design area</th>
<th>Latency in clock zones</th>
<th>Clock cycles</th>
<th>Wire crossing</th>
<th>Cost= Design Area * latency (in clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>49</td>
<td>1</td>
<td>0.06</td>
<td>1</td>
<td>-</td>
<td>4</td>
<td>0.75</td>
<td>C Coplanar</td>
<td>0.045</td>
</tr>
<tr>
<td>[8]</td>
<td>215</td>
<td>4.39</td>
<td>0.25</td>
<td>1</td>
<td>4.17</td>
<td>76</td>
<td>6</td>
<td>1.5</td>
<td>coplanar 0.375</td>
</tr>
<tr>
<td>[10]</td>
<td>124</td>
<td>2.53</td>
<td>0.25</td>
<td>4.17</td>
<td>76</td>
<td>8</td>
<td>2</td>
<td>1.5</td>
<td>coplanar 0.5</td>
</tr>
<tr>
<td>[29]</td>
<td>223</td>
<td>4.55</td>
<td>0.22</td>
<td>3.67</td>
<td>73</td>
<td>6</td>
<td>1.5</td>
<td>Mul Multilayer</td>
<td>0.33</td>
</tr>
<tr>
<td>[25]</td>
<td>251</td>
<td>5.12</td>
<td>0.2</td>
<td>3.33</td>
<td>70</td>
<td>5</td>
<td>1.25</td>
<td>Mul Multilayer</td>
<td>0.25</td>
</tr>
<tr>
<td>[25]</td>
<td>199</td>
<td>3.75</td>
<td>0.27</td>
<td>4.50</td>
<td>78</td>
<td>6</td>
<td>1.5</td>
<td>coplanar 0.405</td>
<td></td>
</tr>
<tr>
<td>[11]</td>
<td>290</td>
<td>4.06</td>
<td>0.35</td>
<td>5.83</td>
<td>83</td>
<td>7</td>
<td>1.75</td>
<td>coplanar 0.6125</td>
<td></td>
</tr>
<tr>
<td>[17]</td>
<td>271</td>
<td>5.53</td>
<td>0.37</td>
<td>6.17</td>
<td>84</td>
<td>19</td>
<td>4.75</td>
<td>coplanar 1.7575</td>
<td></td>
</tr>
<tr>
<td>[19]</td>
<td>155</td>
<td>3.16</td>
<td>0.24</td>
<td>4.00</td>
<td>75</td>
<td>5</td>
<td>1.25</td>
<td>coplanar 0.3</td>
<td></td>
</tr>
<tr>
<td>[20]</td>
<td>107</td>
<td>2.18</td>
<td>0.15</td>
<td>2.5</td>
<td>60</td>
<td>4</td>
<td>1</td>
<td>coplanar 0.15</td>
<td></td>
</tr>
</tbody>
</table>
Table 6: The Comparisons of performance for proposed and existing 8:1 MUX structures

<table>
<thead>
<tr>
<th>Structu re</th>
<th>Numbe r of QCA cells</th>
<th>Ratio</th>
<th>Desig n Area µm²</th>
<th>Percentage reduction in design area</th>
<th>Latency in clock zones</th>
<th>Clock cycles</th>
<th>Wire Crossing</th>
<th>Cost= Design Area * latency(in clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>156</td>
<td>1</td>
<td>0.20</td>
<td>1</td>
<td>6</td>
<td>1.75</td>
<td>Coplanar</td>
<td>0.35</td>
</tr>
<tr>
<td>[24]</td>
<td>576</td>
<td>3.69</td>
<td>0.82</td>
<td>4.1</td>
<td>76</td>
<td>9</td>
<td>2.25</td>
<td>Coplanar 1.845</td>
</tr>
<tr>
<td>[25]</td>
<td>608</td>
<td>3.89</td>
<td>0.71</td>
<td>3.55</td>
<td>72</td>
<td>9</td>
<td>2.25</td>
<td>Multilayer 1.5975</td>
</tr>
<tr>
<td>[26]</td>
<td>494</td>
<td>3.17</td>
<td>0.58</td>
<td>2.9</td>
<td>65</td>
<td>9</td>
<td>2.25</td>
<td>Coplanar 1.305</td>
</tr>
<tr>
<td>[11]</td>
<td>633</td>
<td>4.06</td>
<td>0.67</td>
<td>3.35</td>
<td>70</td>
<td>11</td>
<td>2.75</td>
<td>Coplanar 1.8425</td>
</tr>
<tr>
<td>[17]</td>
<td>1312</td>
<td>8.41</td>
<td>1.83</td>
<td>9.15</td>
<td>89</td>
<td>42</td>
<td>10.5</td>
<td>Coplanar 19.215</td>
</tr>
<tr>
<td>[19]</td>
<td>462</td>
<td>2.96</td>
<td>0.87</td>
<td>4.35</td>
<td>77</td>
<td>7</td>
<td>1.75</td>
<td>Coplanar 1.5225</td>
</tr>
<tr>
<td>[20]</td>
<td>293</td>
<td>1.88</td>
<td>0.58</td>
<td>2.9</td>
<td>65</td>
<td>6</td>
<td>1.5</td>
<td>Coplanar 0.87</td>
</tr>
</tbody>
</table>

VII. ACKNOWLEDGMENT

The authors would like to extend their warm thank to the entire faculty members of Department of Electronics and Communication Engineering, GITAM University, Visakhapatnam.

REFERENCES

