

# Ultra Low Power and High Efficiency Advanced Microcontroller Design using Amba Architecture



Moparthy Gurunadha Babu, Ch.D.V.Paradesi Rao, Y.Raghavender Rao

**Abstract:** The ARM Advanced Microcontroller Bus Architecture (AMBA) is an open-criterion, on-chip interrelate particle particular in favor of the association also the board of useful squares in framework on a chip (SoC) plans. It encourages improvement of multi processor plans through expansive quantities of manager as well as peripherals among a transport design. Seeing as its commencement, the extent of AMBA has, regardless of its name, disappeared a long way past microcontroller gadgets. Nowadays, AMBA is broadly utilized on a scope of ASIC along with SoC divisions incorporating requests processors utilized in current convenient cell phones like advanced mobile phones. The structure comprises of at least one CPUs, GPUs or flag processors, autonomous, to permit reuse of IP centers, fringe and framework full scale cells crosswise over differing IC forms, supporting superior and low power on-chip correspondence.

**KEYWORDS:** AMBA, SoC design, low power on-chip communication.

## I. INTRODUCTION

The AMBA detail characterizes the accompanying transports/boundaries:

- AX-I5, AX-I5-Lite along with ACE 5 Protocol Specification
- Advanced High execution Bus(AHB-5, AHB-Lite)
- CHI Coherent Hub Interface-(CHI)
- Distributed Translation/Interface-(DTI)
- Generic Flash Bus-(G F B)

### 1.1 AXI Coherency-Extensions (A C E along with A C E-Lite)

ACE, characterized as a component of the AMBA-4 determination, broadens AXI among extra flagging presenting framework extensive coherency. This framework

coherency enables numerous processors to split recollection as well as empowers innovation like ARM's huge .LITTLE preparing. The ACE-Lite convention empowers single direction otherwise known as I/O coherency; on behalf of instance a system interface to facilitate can peruse commencing the stores of a completely sound ace processor [1].

### 1.2 Advanced eXtensible Interface (AXI)

AXI, the 3<sup>rd</sup> era of AMBA interface characterized in the AMBA 3 particular, is focused at superior, towering clock recurrence framework structures moreover incorporates highlights with the aim of build it appropriate in support of rapid sub-micrometer be linked:

- Divide address/control also information stages
- Maintain for unaligned information exchanges utilizing byte strobes
- Burst supported exchanges with just begin address issued
- issuing of numerous extraordinary locations without of request reactions
- easy expansion of record phases to give timing conclusion.

### 1.3 Advanced High-performance Bus-(AHB)

AHB is a bus protocol initiate in Advanced-Microcontroller-Bus-Architecture version-2 published by ARM Ltd company.

In adding to preceding discharge, it has the subsequent features:

- large bus-widths (64/128/256/512/1024 bit).

A straightforward exchange on the AHB comprises of a location stage moreover a consequent information stage (devoid of hold up states: just 2 transport cycles). Admission to the objective gadget is forced from side to side a MUX (non-tristate), along these lines conceding transport access to one transport ace at once.

AHB-Lite is a separation of AHB properly definite in the AMBA- 3 standards. This subset makes simpler the plan in favour of a bus amid a single master.

### 1.4 Advanced Peripheral Bus (APB)

APB is intended for small data transmissions manage gets to, for instance catalogue interfaces on framework peripherals.

**Revised Manuscript Received on 30 July 2019.**

\* Correspondence Author

**Dr.Moparthy Gurunadha Babu\***, 1Research Scholar, Department of Electronics and Communication Engineering, JNTUH College of Engineering, Hyderabad,India.

**Dr.Ch.D.V.ParadesiRao**, Rtd.Professor, Department of Electronics and Communication Engineering, JNTUH College of Engineering, Kukatpally,Hyderabad,india.

**Dr.Y.Raghavender Rao**, Professor& HOD, Department of Electronics and Communication Engineering, JNTUH College of Engineering, Sultanpur,India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](#) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

This transport have a location moreover information stage like AHB, however a much diminished, low intricacy flag list (for instance no blasts)[2].

In framework on a chip (SoC) plan, Advanced Microcontroller Bus Architecture (AMBA) is utilized as on chip transport. Prior it was utilized in the microcontroller gadgets however at this point it is broadly utilized in an expansive scope of ASIC and SoC parts including the application processors utilized in present day compact cell phones like cell phones. AMBA is an open standard, on-chip interconnect particular to connect and overseeing useful squares in a System on Chip-(SoC). It assists in right initial time advancement of the multi-processor plans among vast figure of organizers moreover peripherals. AMBA transport design comprises of three segments, in particular Advanced High Performance Bus-(AHB), (ASB), Advanced Peripheral/Bus-(APB)[3]. AMBA-AHB or else ASB is elite transport along with has advanced transmission capacity. So the segments necessitates superior data transfer capacity similar to High-Bandwidth on chip RAM, High-performance ARM processor, High/Bandwidth/Memory/Interface as well as DMA transport ace are associated with the AHB otherwise ASB. AMBA APB is low transmission capacity and low execution transport. Thus, the segments necessitate inferior transmission capacity similar to the fringe gadgets, for example, UART, Keypad, Timer and PIO (Peripheral Input Output) gadgets are associated with the APB. The scaffold associates the elite AHB or ASB transport to the APB bus[4]. Thus, for APB the extension goes about as the ace and every one of the gadgets associated on the APB transport goes about as the slave. The part on the superior transport starts the exchanges and exchange them to the peripherals associated on the APB. In this way, at once the scaffold is utilized for correspondence between the superior transport and the fringe gadgets[3].

## II. LITERATURE REVIEW

**Yashdeep Godhal, Krishnendu Chatterjee, Thomas A. Henzinger [1]** The standard equipment configuration stream includes: (a) plan of a coordinated circuit utilizing an equipment depiction language; (b) broad practical and formal check; and (c) intelligent combination. Be that as it may, the previously mentioned procedures devour huge exertion and time. An elective methodology is to utilize a formal detail language as an abnormal state equipment depiction language and incorporate equipment from formal determinations. This work is a contextual investigation of the union of the broadly and modernly utilized AMBA AHB convention from formal details. Bloem et. al. introduced the principal formal particulars for the AMBA AHB Arbiter and integrated the AHB Arbiter circuit. Be that as it may, in the principal formal detail some imperative suppositions were absent. Our commitments are as per the following: (1) We present itemized formal determinations for the AHB Arbiter

consolidating the missing subtleties, and acquire huge enhancements in the union outcomes (both concerning the quantity of entryways in the incorporated circuit and as for the time taken to integrate the circuit); and (2) we present formal details to produce minimized circuits for the staying two primary segments of AMBA AHB, to be specific, AHB Master and AHB Slave. Accordingly with precise depiction we can naturally and totally incorporate an imperative and broadly utilized modern convention.

**Roychoudhur, T. Mitra, S.R.-Karri [2]** explains that official methods used to Debug the AMBA System-on-Chip/Bus Protocol as well as verify the results with conventional methods.


**P. Chauhan, E. Clarke, Y. Lu, as well as D. Wang [3]** in this confirming I/P core supported system-on-chip and plans are analysed with advanced methods.

**M. Benjamin, D. Geist, A. Hartman, G. Mas, R. Smeets, and Y. Wolfsthal, "A Study in Cov [4]** in this test methods are introduced and verified with rule and regulations of chip. All literature done with available references identified the problem of AMBA finally design is done with system Verilog.

## III. EXISTED METHODS


Progressed Micro controller Bus Architecture transports gathering are a lot of interconnect determinations from ARM that institutionalizes on-chip communication systems flanked by dissimilar practical squares (or I/P) for structure elite SOC strategy. These structures normally contain at least one microcontrollers or microchips alongside a few other components—internal memory or outer memory connect, DSP, DMA, quickening agents and different peripherals like USB, UART, PCI-E, I2C etc all coordinated on a solitary chip. The necessary motivation of AMBA conventions is to include a standard as well as creative move towards to interconnecting these squares among re-use over different plans[5-6].

The early phase in knowledge AMBA conventions is to understand where precisely these distinguishing conventions are exploited, how these higher also how every one of them fit into a SOC structure. Following chart (reference from the AMBA 2.0 spec) represents a customary this supported SoC structure to facilitate utilizes the AHB-(Advanced High execution) or else ASB-(Advanced System Bus) conventions in favour of high transmission capability be linked and an APB (Advanced Peripheral Bus) convention for low transfer speed fringe interconnects.

**Figure: 1 Available Architecture**

With expanding number of practical squares (IP) coordinating into SOC plans, the common transport conventions (AHB\ASB) began hitting constraints sooner and in 2003 , the new modification of AMBA 3 acquainted a point with point availability protocol—AXI (Advanced Extensible Interface). Further in 2010, an upgraded adaptation was introduced—AXI 4. Following chart shows this advancement of conventions alongside the SOC configuration drifts in industry.

Following graph shows how an AXI interconnect can be utilized to fabricate a SOC with different useful squares talking through an ace slave convention. The interconnect could be a custom crossbar or a switch plan or even an off the hold NOC (Network on Chip) IP that bolsters different AXI experts and slaves. The AXI interconnect helps in scaling up network for number of specialists contrasted with past AHB/ASB transport. An AXI to APB connect on one of the slave port is regularly used to connect correspondences to a lot of peripherals shared on an APB transport [7-8].

**FIGURE: 2 Different Types of AMBA Formats**

Further development occurred in the time of versatile and cell phones with SOCs having double/quad/octa center processors with shared stores incorporated and the requirement for equipment oversaw coherency over the memory subsystem. This lead to the presentation of ACE (AXI Coherency Protocol Extension) in AMBA modification 4. Lastly, in the present period of heterogeneous registering for HPC and server farm advertises, the incorporation pattern proceeds with expanding number of processor centers alongside a few heterogeneous figuring components like GPU, DSP, FPGAs, memory controllers and IO sub frameworks. In 2013, AMBA 5 presented the CHI (Coherent Hub Interconnect) convention

as a re-structure of the AXI/ACE convention. The flag based AXI/ACE convention was supplanted with the new parcel based CHI layered convention that can scale great for close term future[9-10].

#### IV. PROPOSED ARCHITECTURE


**Figure: 3 Advanced AMBA Architecture**

Fig.3.explains that proposed design diminishes the power and builds the productivity because of top of the line engineering essential state machine that speaks to activity of the fringe transport. There are 3 conditions in particular; IDLE, SETUP and ACCESS state IDLE state is the default state in which no activity is being executed. The affirmation of the PSEL flag shows the start of the group stage. The transport goes hooked on the SETUP stage whilst the information exchange is necessary [11-12]. The P WRITE, PADDR along with PW DATA are additionally given amid this stage. The transport stays in the SETUP stage in favour of one clock cycle also on the following increasing border of the clock, the transport determination shift to the present state[13-14]

**Table: 1 APB signals**

PARAMETER	SIGNAL NAME
PCLK	Clock signal :75 GHz
PRESETn	Reset signal: data rest option
PADDR	32 bit address bus: 5 variable instruction set
PSELx	Select signal1: program status enable
PENABLE	Enable signal: enable chip
PWRITE	Direction signal: write data
PWDATA	32 bit Write Data bus : word format
PREADY	Ready signal : request and grant option
PRDATA	32 bits read data bus : data bus access

The attestation of the P-ENABLE flag shows the beginning of the ACCESS stage. All the organize signs, address, in addition to the information signals stays steady amid the progress commencing the SETUP stage to the support stage. If there should be an occurrence of perused task the PRDATA is available on the transport amid this stage[15-16]. P-ENABLE flag likewise stay high for one clock cycle. In the event that no further information exchange is necessary, the transport will

shift the IDLE state. In any case, on the off chance that further information exchange is required, at that point the transport will move to the SETUP stage[17-18].




Figure 1 Working principle of AHB [1].

#### Figure: 4 AMBA AHB BLOCK

Presently that ideally fig.4 see how the conventions developed and how every one of them fit in to a SOC plan—here are couple of nuts and bolts and references to assets that you can use to adapt more inside and out about every one of the convention.

1. APB : The Advanced/Peripheral/Bus-(APB) is utilized for associating small transfer haste peripherals. It is a straightforward non-pipelined convention that can be utilized to communicate (read or compose) from a scaffold/ace to various slaves through the common transport. The peruses and composes shares a similar arrangement of signs and no blasted information exchanges are upheld. The most recent spec (APB 2.0) is accessible on ARM site here and is a generally simple convention to learn.

2. AHB: The Advanced High-execution Bus (AHB) is utilized for interfacing parts that need higher transmission capacity on a mutual transport. These could be an inner memory or an outer memory interface, DMA , DSP and so on yet the mutual transport would restrict the quantity of operators. Like APB, this is a common transport convention for different experts and slaves, yet higher transmission capacity is conceivable through blasted information exchanges. The most recent spec can be found on ARM site here and is moderately simple to learn

3. AHB-light convention is a streamlined rendition of AHB. The rearrangements accompany support for just a solitary ace plan and that expels requirement for any mediation, retry, split exchanges and so on.

4. AXI: The Advanced Extensible interface (AXI) is valuable for high transfer speed and low inertness interconnects. This is a point to point interconnect and defeats the constraints of a mutual transport convention as far as number of operators that can be associated. The convention likewise was an upgrade from AHB as far as supporting various remarkable information exchanges (pipe-lined), burst

information exchanges, separate read and composes ways and supporting diverse transport widths.

5. AXI-light convention is a disentangled rendition of AXI and the rearrangements comes as far as no help for burst information exchanges[19].


6. AXI-stream convention is another kind of the AXI convention that bolsters just spilling of information from an ace to a slave. There is no different perused/compose diverts in the stream convention not at all like a full AXI or AXI-light as the plan is to just stream one way. Various surges of information can be exchanged (even with interleaving) over an ace and slave. This winds up helpful in structures like video spilling applications.

7. The full AXI and AXI-light particular can be downloaded on ARM site here. The AXI-stream convention has an alternate spec and is accessible here for download.

8. ACE—AXI Coherence augmentation convention is an expansion to AXI 4 convention and developed in the period of different CPU centers with sound reserves getting incorporated on a solitary chip. The ACE convention expands the AXI read and compose information channels by presenting separate snoop address, snoop information and snoop reaction channels. These additional channels gives systems to actualize a snoop based coherency convention. On the off chance that you are new to coherency, understanding that will be a pre-imperative before learning ACE convention. The spec is accessible for download from ARM here as a feature of AXI4 spec

9. ACE-Lite—The ACE likewise has a rearranged form of convention for those specialists that does not have its very own store but rather still are a piece of the shareable coherency area. Normal operators like DMA or system interface specialists fall execute this "single direction" coherency utilizing an ACE-light convention.

10. CHI (Coherent Hub Interface): The ACE convention was created as an augmentation to AXI to help lucid interconnects. The ACE convention utilized a flag level correspondence between ace/slave and consequently the interconnects required substantial number of wires with included channels for snoops and reactions. This functioned admirably for little intelligent groups with double/quad center portable SOC plans. With expanding number of sound bunches on SOC alongside different heterogeneous figure components and memory controllers—the AMBA 5 amendment presented CHI convention as a total re-plan of the ACE convention. The CHI convention utilizes a layered parcel based correspondence convention with convention, interface layer and physical layer execution and furthermore underpins QoS based stream control and retry systems[20].



**Figure: 5 Interconnect Architecture**

### 4.1-Sequence thing

The exchanges are stretched out commencing the uvm\_sequence\_item. This segment randomizes the location as well as information. The field computerization macros be connected to the information individuals from this class.fig.5 shows underneath

## 4.2-Sequences

A succession is a progression of exchange. In the grouping division, the client's canister makes composite upgrade. These arrangements container be randomized, reached out to make an additional grouping also preserve be consolidated.

### 4.3 Sequencer

UVM sequencer facilitates flanked by the driver along with grouping. It passes the exchange to the driver in favour of implementation also acquires the reaction beginning the driver. It additionally goes about as a mediator for various arrangements administration in parallel.

#### 4.4 Driver

Driver starts the solicitation on behalf of the following exchange as well as forces it to the inferior level segments. It is made beside expanding the uvm\_driver.


#### 4.5 Collector and Monitor

The gatherer extricates the flag data commencing the transport along with modify more than it into the exchanges plus goes it from side to side the investigation port to the screen for further contrasting.

## 4.6 Agent


The operator instantiates the confirmation segments driver, screen, gatherer moreover sequencer. It additionally interfaces these parts utilizing TLM associations. The specialist can contain solitary of the working modes dynamic or else latent. In the dynamic method of activity, the operator instantiates driver, sequencer authority moreover screen while in the latent method of activity just screen along with gatherer are instantiated in addition to designed.

## V. RESULTS



## **Figure: 6 Input Port of Controller**

Fig.6. explains the input port of proposed architecture and here transmitter and data bus and address busses are plays a key role. This controller consists of tx ,t x –data, tx-load, reset, etc. These pins functioning more efficient compared to available controllers(CS).




**Figure: 7 RTL Schematic of Controller**

Fig.7.explains that rtl schematic of proposed AMBA controller here parallel processing and vector tables plays a very important role this is a 32-bit risc architecture design so instruction is also flexible for programming. This register transfer level gives more paths and performs faster functioning




**Figure: 8 Inter Connection of Controller**




**Figure: 9 Deep Connections of Controller**

Fig.8.and fig.9.shown are the technological schematic of controller this controller is designed in vertex FPGA for verification purpose and here we calculate the power time parameters




**Figure: 10 Output Ports of Controller**




**Figure: 11 Look Up Tables of Controller**

Fig.10.and fig.11 shows that output ports and LUT schematic of proposed design




**Figure: 12 LUT 4\_d\_design**

Fig.12.explains that schematic and equation truth table and kmap related figure here using AHB logic bus is implemented and at final we calculate the area analysis



**Figure: 13 final RTL schematic of AMBA controller**



**Figure: 14 Timing Waveforms of AMBA Controller**

Fig.13and fig.15 are the output wave forms of proposed AMBA microcontroller design

**Figure: 15 Power Analysis of Controller**

Fig.15 explains that power analysis of the utilized module with the help of x POWER analyzer we calculated this parameter and values

A	B	C	D	E
On-Chip	Power (W)	Used	Available	Utilization (%)
Clocks	0.024	2	--	--
Logic	0.000	287	10944	3
Signals	0.000	387	--	--
DCMs	0.000	0	4	0
IOs	0.000	18	240	8
<b>Total</b>	<b>0.190</b>			


**Figure : 16 Module Utilization Power****Figure :17 Floor Planning**

Fig.16 and fig.17 explains that floor planning of our design here we place the bus at different positions to reduce the delay and power


**Figure: 18 Floor Planning Architecture**

Figure.18 explains that complete floor planning of single logic. This floor planning gives the effective usable area such that placing of any extra module also possible with this design.

**Table: 2 comparison table**

Parameter	CONVENTION CONTROLLER	AMBA CONTROLLER
<b>POWER</b>	<b>1.098W</b>	<b>0.190W</b>
<b>DELAY</b>	<b>20ns</b>	<b>10ns</b>
<b>AREA</b>	<b>1000LUTs</b>	<b>789LUTs</b>
<b>EFFICIENCY</b>	<b>70%</b>	<b>97.6%</b>

## CONCLUSION

In this paper a System verilog and clock accurate model of the AMBA AHB bus are shown. The models have been used to evaluate the performances of the bus with different methodologies of bus use and arbitration algorithms. A reduction of bus power dissipation of more than 28.27% can be reduced using AMBA AHB design, shows in table:2

## REFERENCES

1. Development of amba-ahb and axi protocols for advanced microcontroller systems [ijesat] [international journal of engineering science & advanced technology] volume-6, issue-1, 029-034
2. YashdeepGodhal, KrishnenduChatterjee, Thomas A. Henzinger, "Synthesis of Amba Ahb from Formal Specification: A Case Study", in International Journal on Software Tools for Technology Transfer, July 2011.
3. Roychoudhury, T. Mitra, S.R. Karri, "Using formal techniques to Debug the Amba System-on-Chip Bus Protocol", Proc. of IEEE Computer Society of Design, Automation and Test in Europe, 2003,Munich, Germany, pp. 828 – 833
4. P. Chauhan, E. Clarke, Y. Lu, and D. Wang, "Verifying IP core based system-on-chip designs", in Proc. of 12th Annual IEEE ASIC SOC Conference, 1999, India, pp. 27- 31.
5. M. Benjamin, D. Geist, A. Hartman, G. Mas, R. Smeets, and Y. Wolfsthal, "A Study in Coverage-Driven Test Generation," in Proc. of 36th Design Automation Conference (DAC'99), 1999, Los Angeles, USA, pp. 970-975.

6. An Overview of System Verilog 3.1 by Stuart Sutherland published in EEdesign, May 23, 2003
7. Akshay Mann, Ashwani Kuma, Assertion Based Verification of AMBA-AHB Using Synopsys VCS, International Journal of Scientific & Engineering Research, Volume 4, Issue 11, November-2013 ISSN 2229-5518,58-64
8. Shankar, Dipti Girdhar, Neeraj Kr. Shukla, Design and Verification of AMBA APB Protocol, International Journal of Computer Applications (0975 – 8887) Volume 95– No.21, June 2014,29-34
9. T.Ananth kumar, DR.S.Saraswathi Janaki, design of axi bus for 32-bit processor using bluespec, International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 3, May 2012, ISSN: 2278 – 1323,184-188.
10. T. Grotker, S. Liao, G. Martin, S. Swan: “System design with SystemC” Kluwer Academic Publishers, 2002.
11. Open SystemC Initiative (OSCI), SystemC documentation: <http://www.systemc.org>, 2001.
12. S.Osborne, A.T. Erdogan, T.Arslan, D.Robinson, “Bus encoding architecture for low-power implementation of an AMBA-based SoC platform”, Computers and Digital Techniques, IEE Proceedings- , Volume: 149 Issue: 4 , July 2002, pp152 -156
13. Bertozzi, D.; Benini, L.; Ricco, B.; “Energy-efficient and reliable low-swing signaling for on-chip buses based on redundant coding”, Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume: 1 , 26-29 May 2002, pp I-93-96
14. Wei-Chung Cheng; Pedram, M.; “Memory bus encoding for low power: a tutorial”, Quality Electronic Design, 2001 International Symposium on, 26-28 March 2001,Page(s): 199 –204
15. Pedram, M.; “Power optimization and management in embedded systems”, Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific , 30 Jan.-2 Feb. 2001, pp 239 –244
16. Henkel, J.; Lekatsas, H.; “A2BC: adaptive address bus coding for low power deep sub-micron designs”, Design Automation Conference, 2001. Proceedings , 18-22 June 2001, Page(s): 744 -749.
17. Narayanan, U.; Ki-Seok Chung; Taewhan Kim; “Enhanced bus invert encodings for low-power“, R. J. Vidmar. (1992, August). On the use of atmospheric plasmas as electromagnetic reflectors. *IEEE Trans. Plasma Sci. [Online].* 21(3). pp. 876—880. Available: <http://www.halcyon.com/pub/journals/21ps03-vidmar>
18. K.Praveen Kumar, Kumaraswamy Gajula “Fractal Array antenna Design for C-Band Applications”, International Journal of Innovative Technology and Exploring Engineering (IJITEE), Volume-8 Issue-8 June, 2019.
19. K.Praveen Kumar, “Active Switchable Band-Notched UWB Patch Antenna”, International Journal of Innovative Technology and Exploring Engineering (IJITEE), Volume-8 Issue-8 June, 2019.
20. K.Praveen Kumar, “Circularly Polarization of Edge-Fed Square Patch Antenna using Truncated Technique for WLAN Applications”, International Journal of Innovative Technology and Exploring Engineering (IJITEE), Volume-8 Issue-8 June, 2019.
21. K.Praveen Kumar, “Triple Band Edge Feed Patch Antenna; Design and Analysis”, International Journal of Innovative Technology and Exploring Engineering (IJITEE), Volume-8 Issue-8 June, 2019.
22. K.Praveen Kumar, Dr. Habibulla Khan “Optimization of EBG structure for mutual coupling reduction in antenna arrays; a comparative study” International Journal of engineering and technology, Vol-7, No-3.6, Special issue-06, 2018. page 13- 20.
23. K.Praveen Kumar, Dr. Habibulla Khan “Active PSEBG structure design for low profile steerable antenna applications” Journal of advanced research in dynamical and control systems, Vol-10, Special issue-03, 2018.
24. K.Praveen Kumar, Dr. Habibulla Khan, “Design and characterization of Optimized stacked electromagnetic band gap ground plane for low profile patch antennas” International journal of pure and applied mathematics, Vol 118, No. 20, 2018, 4765-4776.