Lorentz Chaotic System key generation with Low Area FPGA Implementation using Present Security Algorithm

Srikanth Parikibanda, Sreenivas Alluri

Abstract: Recently, the study of lightweight symmetric ciphers has gained more importance because of high requirement in the services for security in the CCNs (Constrained Computing Environments): Wireless Sensor Network (WSN), Internet of Things (IoT). A lightweight cipher is a cryptographic algorithm which is used for low resource device, minimal area optimization, low power design and attains sufficient security level. Size of the key is considered as major challenges in the cryptographic algorithms, because it increases the complexity of the cryptographic algorithm. To overcome this issue and improve the security, Lorentz Chaotic System (LCS) based PRESENT architecture is introduced in this research. The PRESENT lightweight block cipher is selected due to it is most general and famous lightweight algorithms. Hence, the random numbers were generated for a key purpose by using an LCS circuit. The streaming data will be encrypt and decrypt by using this algorithm. In this research, the modified lightweight block cipher algorithm is called as LCS-PRESENT architecture. Finally, the performance of LCS-PRESENT architecture was evaluated by FPGA hardware utilizations such as Lookup Table (LUT), flip flop, slices, and frequency. The security level of LCS-PRESENT architecture was analysed based on encrypted and decrypted results in XILINX tool. The LCS-PRESENT architecture utilizes the FPGA device to attain maximum accuracy and throughput, such as 30 of LUTs, 115 of flip flops and 47 of slices from available sources compared to existing cryptographic algorithms.

Index Terms: Cryptography, Lightweight symmetric ciphers, Lorentz Chaotic Circuit, PRESENT, and Wireless Sensor Network.

I. INTRODUCTION

Lightweight ciphers are significantly used for secure communication in resource-constrained devices [1–4]. Previously, software confidentially is rather seen from a security perspective, to prevent reverse architecture. Program is encrypted utilizing a regular cryptographic primitive and decryption is done utilizing hardware implementation of the decryption techniques in an assumed secure area [5]. The combination of the functionality is authenticity, confidentially and integrity that are authenticated in ciphers of transformations in cryptographic [6–8]. Conventional cryptographic algorithms are established for the security of critical applications with various rounds for encrypt and decrypt of the information.

Key is much important in any type of cryptographic algorithm, which is the important parameter of security level for any cryptographic algorithm. Key generation module of the cryptographic algorithm should be designed more careful in order to ensure the security of any system and it consumes several computational steps for strong key without correlation with further generated key value. The powerful algorithm is necessary to increase the encryption key randomness [9].

The ciphers are classified as asymmetric cipher and symmetric cipher. Asymmetric ciphers provide sufficient security features. The asymmetric ciphers are more demand and costly. It was classified into 2 as block and stream ciphers. Block ciphers implement the stream ciphers. The protocols will not designed by the stream ciphers [10, 11]. The parameters of the block cipher are block size, number of rounds and key size. Lightweight ciphers are used for efficient applications such as Wireless Sensor Networks (WSNs) [13], Internet of Things (IoT) [14], devices in cyber-physical systems [15]. This research implemented the lightweight block cipher based cryptographic algorithm due to its simple operation scheduling technique [12]. In this research work, a PRESENT lightweight cryptographic algorithm with minimum hardware utilization with an LCS based key generation scheme is proposed and implemented in FPGA platform. This research proposed a lightweight cipher LCS-PRESENT architecture to overcome the security issues in tremendously constrained environments. The major objective of the proposed LCS-PRESENT architecture is to provide high encryption and decryption quality by utilizing minimum FPGA device. Lightweight cipher LCS-PRESENT architecture is developed on a Xilinx FPGA tool, which provides low device utilization. The main contribution of the proposed method is follows.

- Model and optimize FPGA with the four rounds of the Implemented PRESENT algorithm and the cipher chosen
- Choose a cipher from lightweight block cipher for the implementation.
- The main aim of LCS based PRESENT architecture is it reduces the FPGA device utilization and power consumption, and considering the key generation mechanism in the design.

The overview of the paper is organized as follows. Section II briefly reviews the existing methods of PRESENT algorithm. Section III defines the LCS-PRESENT architecture for the experimental work. Section IV

Revised Manuscript Received on July 06, 2019.

Srikanth Parikibanda, Assistant and Associate professor. Research Scholar in ECE Department of GITAM deemed to be University, Visakhapatnam, India,

Dr. Sreenivas Alluri, Associate Professor in the Department of Electronics and Communication Engineering, GITAM Deemed to be University, Visakhapatnam, India,
shows the experimental results and the comparisons of the architectures. Section V discusses about the Conclusion of the proposed method.

II. LITERATURE SURVEY

Several researchers discussed on PRESENT cipher algorithm in cryptographic technologies for security improvement at the software level. A brief review of some important contributions of the existing PRESENT algorithms is presented in this section.

Lara-Nino, et al [16] proposed PRESENT lightweight hardware cipher architecture implemented on FPGA platform. In this study, two alternatives have been studied to generate the round key needed by algorithm. 16-bit data path architecture with 128-bit key schedule was implemented. Here, 16-bit data path architecture with 80-bit key was developed where an area or security trade-off can be established. The results were consistent for both LUT-4 FPGA. In the case of the LUT-6 platforms can be noted how implementations in Spartan-6 FPGA. This method uses the minimum of LUT elements that was in counts of low slice. The serial architecture creates the size of the implementation and to registers the measurements of performance and evaluation.

Thorat et al [17] introduce the Bit Permutation Instruction (BPI) with PRESENT cipher in S-box for the function of non-linearity that is new hybrid method of the lightweight encryption. The BPI is less than of log(n) in the instructions was perform by the n-bit permutation. The performance of the software is evaluated by the hybrid system, an advanced Reduced Instruction Set Computer (RISC) machine and the Intel Processor (IP) whereas Cadence tool was utilized to analyze the hardware performance. In this work, the required instruction count only depends on the number of formed section. The proposed method was required more memory; it increases the system complexity.

C. A. Lara-Nino, et al [18] proposed area costs and energy of the lightweight cryptographic algorithms for authentication encryption in WSNs. Two symmetric ciphers are PRESENT and Advanced Encryption Standard (AES), two hash functions are SPONCHANT and SHA were utilized for generic compositions. All architectures were developed and analysed in an FPGA based WSN. The experimental outcome shows empirically the advantages of employing lightweight algorithms over generic alternatives for reducing the impact in the lifetime of WSN. But, most of the time the sensor node is idle and it consumes more power without performing any task.

Hengameh et al [19] introduced a PRESENT cipher model, it incorporates both encryption & decryption process by utilizing 80 bit, 128 bit key for 64-bit input data security at the hardware level. This execution operation needs 64 bits permutation layer as well as 16 S box layers of 4 bits. Hence, to perform the key scheduling 2 different sized key was selected and it was designed as 80 bit and 128-bit keys. In this study, 80-bit, 128-bit key based PRESENT cipher model was evaluated in terms of flip flop, LUT, throughput, frequency. For this research two different sizes of the key are required, it may increase the total key size.

Resource efficient and high performance Very Large Scale Integrated (VLSI) architectures for PRESENT cipher have been proposed by J. G. Pandey et al [20]. In this research, proposed architecture of PRESENT was made on Xilinx Virtex -5 XC5VFX70t FPGA devices based on LUT-6 technology. In the Proposed architectures have a latency of the 33 clock cycle and 306.84 MHz of maximum clock frequency and 595.08 Mbps of throughput. The proposed PRESENT architectures utilize the FPGA slices for delivering data security under a resource-constrained environment. The FPGA performances of the proposed PRESENT architecture were analyzed using low configuration FPGA device.

To overcome the above-mentioned problems, this research is introduced LCS symmetric key based PRESENT algorithm for improving power consumption and security level.

III. PROPOSED METHODOLOGY

This section describes the LCS based PRESENT algorithm, which is symmetric ultra-lightweight block cipher for lightweight cryptography. So, the LCS-PRESENT algorithm is creating for the implementation of constrained environment. The PRESENT cipher employs three essential operations which is a structure that includes plaintext, modified at each round to produce confusion and diffusion over the input data. Fig.1 depicts a block of the LCS-PRESENT architecture.

![Fig.1 Block diagram of the LCS-PRESENT architecture](image)

The principle for the LCS-PRESENT architecture is described as follows: Initially, an input image (128 x128) is taken from Network Simulator-2 that denotes the deployment of nodes of the sensor in networks. In the second step, the size of input image is 128 x 128, so the total number of the pixel is 16384. Each pixel has 8-bit binary values. Fig. 2 shows an initial set of thirteen pixel’s binary value.

In the third step, this binary value writes in a text file for giving the input to Verilog, because, the images are not possible to read in Verilog. So, pixel to binary conversion is performed in MATLAB. In this research, the proposed LCS-PRESENT architecture is designed in a Xilinx tool, which is described as follows.
A. Proposed LCS- PRESENT Architecture

The proposed LCS - PRESENT design works on the block size of the 16 – bit. It supports 16 - bit key lengths. This LCS-PRESENT design depends on substitution and change system and it comprises of 4 rounds. Every one of the 4 rounds contains a XOR operation; it needs to present round key for 0≤i≤3 in which is utilized for the post brightening task. This operation depends on straight bitwise stage layer and non-direct substitution layer. A solitary 4-bit S-box is utilized for the nonlinear layers, which is connected multiple times in parallel in each round for the most part four noteworthy capacities are required for the proposed LCS-PRESENT calculation, for example, key scheduling, AddRoundKey, S-box layer and, P-Layer. Key booking: it is a calculation which registers all round key from keys. AddRoundKey: Adds the state to a 16-bit word from the round key by using limited field math. S-box Layer: Creates 4 bit to bit substitution in the state utilizing S-box with 16-bit. P-Layer: Applies bit level moves over the state. Fig.2 demonstrates the information way for proposed LCS-PRESENT architecture.

![Fig.2 Pixel format into binary conversion](image)

The output register is present in the cipher at the last clock cycles. The LCS-PRESENT cipher model involves the description to acquire the input information. The decryption process is utilized for key scheduling. After performing the present Encryption and decryption process, the outputs are stored in a text file. These binary text files are read in the MATLAB tool to show the encrypted & decrypted image.

![Fig.3 Data path for proposed PRESENT architecture](image)

In each round, the 16-bit word key (table 2) is created from the furthest right four bits in the key registers, for this situation just 16-bit out of the 4-bit contained in the registers are utilized. Fig. 4 demonstrates the key scheduling for the proposed PRESENT architecture. The proposed PRESENT architecture can process the 4-bit expressions of the state in 4-cycles. The additional change over the four 4-bit full registers is executed in the fourth cycle. This system gives an inactivity of four cycles for every round. Since four cycles are also required to produce cipher text output, the proposed architecture will take 4 cycles to process a 16 -bit plaintext block, depending on the nature of the key generation process. The architecture of key generation is briefly described as follows.
Lorenz Chaotic System key generation with Low Area FPGA Implementation Using Present Security Algorithm

First Stage

In initial stage, first stage output and second stage output is perform the addition process which is mentioned in eq.1. Then, some of the arithmetic operation has been performed and register 1 output is stored in X[n] which is mentioned in eq.2

\[ R_1[n-4] = X[n] + Y[n] \quad (1) \]

\[ Cmul_1[n-3] = R_1[n-4] \times M_1 \]

\[ Cmul_2[n-2] = Cmul_1[n-3] \times M_2 \]

\[ R_2[n-1] = Cmul_2[n-2] + X[n] \]

Register = \[ R_i = R_2[n-1] \]

Second Stage

The same 2 stage registers are performed the multiplication which mentioned in Eq.3. Register 2 value is stored in eq.4

\[ Mul_1[n-6] = X[n] \times Y[n] \]

\[ Cmul_3[n-5] = X[n] \times M_3 \]


\[ Cmul_4[n-2] = R_4[n-3] + M_4 \]


Register = \[ R_3[n-1] \]

Final Stage

For the final stage, rest of the two stage connection also required to get the 3rd stage output which is given in Eq.6. The normal multiplication of two register output is mentioned in Eq.5

\[ Mul_2[n-5] = X[n] \times Y[n] \]

\[ Cmul_5[n-4] = Z[n] \times M_5 \]


\[ Cmul_6[n-2] = R_6[n-3] \times M_6 \]

\[ R_5[n-1] = Cmul_6[n-2] + Z[n] \]

Register = \[ R_5[n-1] \]

Eq.6 shows three different stages, which depends on one stage to another. Each stage has two inputs such as \( p \) and \( q \) which are stored in various registers like Register1, Registe2 and Register3. The LCS outputs represent as X[n], y[n] and Z[n], these three outputs are connected to the MUX. The counter has been designed which output is the selection line for the MUX. If the counter output is 0, X[n] will be output. If counter is 1 and 2, Y[n] and Z[n] will be the output. So, each and every clock cycle the key value will be varied based on the 3 stage output. Some of the key generation also available in existing methods, but none of the design have this kind of three stages and will generate the randomized key like LCS.

Table 1. Present encryption S_ box Four - bit S-box S1

<table>
<thead>
<tr>
<th>A[i/p]</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1[A]</td>
<td>0</td>
<td>4</td>
<td>8</td>
<td>1</td>
<td>5</td>
<td>9</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>A[i/p]</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
</tr>
<tr>
<td>S1[A]</td>
<td>2</td>
<td>6</td>
<td>A</td>
<td>8</td>
<td>4</td>
<td>7</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

Table 2. Present encryption P_ box 16 - bit

<table>
<thead>
<tr>
<th>P [A]</th>
<th>C</th>
<th>5</th>
<th>6</th>
<th>B</th>
<th>9</th>
<th>0</th>
<th>A</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>A[i/p]</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
</tr>
<tr>
<td>P [A]</td>
<td>3</td>
<td>E</td>
<td>F</td>
<td>E</td>
<td>2</td>
<td>7</td>
<td>B</td>
<td>F</td>
</tr>
</tbody>
</table>

Fig.4 Key schedule for proposed PRESENT using 16 –bit

Fig.5 Block diagram of the Lorenz Chaotic System

Second Stage

The same 2 stage registers are performed the multiplication which mentioned in Eq.3. Register 2 value is stored in eq.4

\[ Mul_1[n-6] = X[n] \times Y[n] \]

\[ Cmul_3[n-5] = X[n] \times M_3 \]


\[ Cmul_4[n-2] = R_4[n-3] + M_4 \]


Register = \[ R_3[n-1] \]

Final Stage

For the final stage, rest of the two stage connection also required to get the 3rd stage output which is given in Eq.6. The normal multiplication of two register output is mentioned in Eq.5

\[ Mul_2[n-5] = X[n] \times Y[n] \]

\[ Cmul_5[n-4] = Z[n] \times M_5 \]


\[ Cmul_6[n-2] = R_6[n-3] \times M_6 \]

\[ R_5[n-1] = Cmul_6[n-2] + Z[n] \]

Register = \[ R_5[n-1] \]

Eq.6 shows three different stages, which depends on one stage to another. Each stage has two inputs such as \( p \) and \( q \) which are stored in various registers like Register1, Registe2 and Register3. The LCS outputs represent as X[n], y[n] and Z[n], these three outputs are connected to the MUX. The counter has been designed which output is the selection line for the MUX. If the counter output is 0, X[n] will be output. If counter is 1 and 2, Y[n] and Z[n] will be the output. So, each and every clock cycle the key value will be varied based on the 3 stage output. Some of the key generation also available in existing methods, but none of the design have this kind of three stages and will generate the randomized key like LCS.
Due to usage of LCS, the random key is too difficult to identify from the unknown person. LCS has been successfully generated the random number compared to other chaotic circuits which is possible in digital designs. This architecture of key schedule performs by recording all the key material in the model permitting the synthesis tool to generate the combination circuit design, which provides the round keys, it is much interesting for this exact design since size of round key is minimized from 128 to 16 bits, it enables a reduction in the complexity of PRESENT architecture.

V1.EXPERIMENTAL RESULT AND DISCUSSION

In this scenario, the proposed LCS-PRESENT architecture is implemented in Xilinx FPGA by using Verilog code language and synthesized using Xilinx Register Transfer Level (RTL) compiler for Virtex -6 FPGA devices on Xilinx platform. Device utilization of the LCS-PRESENT architecture is analyzed in Virtex-6 due to it is high configuration device. In this research, the verification of the proposed PRESENT designed system is verified by utilizing a design supporting tool like Xilinx tool and simulated by utilizing Modelsim tool. The execution system gives significant results respective to outputs. The device utilization of the proposed PRESENT architecture is given in Table 3. In this research, the 16-bit key based PRESENT architecture cipher model is analysis the performance of encryption and decryption process by means LUTs, flip flops, slices, and frequency.

The LCS- PRESENT architecture is implemented in a FPGA platform. This platform is much suitable for VLSI implementations because of its low power, flexibility, and upward compatibility compared to the ASIC platform. Generally, the VLSI circuits for the bitwise algorithms require high performance and low latency under limited chip area and complexity. The circuits are commonly required to support the high data rates for the communication networks. Here, the proposed PRESENT architecture averagely utilizes 1 % LUTs from available source of 46,560, 1% of the flip flop from the available source of 46,560 and 1% of slices from available source of 11, 640. In this research, PRESENT architectures 4 clock cycles in the latency the runs the 90.26 MHz frequency. The LCS- PRESENT architecture consumes 1.293 watts of power, which is shown in Fig.6. Along with the efficient utilization of the device resources and the performance of the architecture has also improved. This result proves that the proposed PRESENT architecture was much suitable for encrypt and decrypt the information process.

Table 3 shows the comparison resource utilization for existing PRESENT and proposed LCS-PRESENT architecture on FPGA devices. The existing PRESENT architectures are synthesized for 2 various Xilinx devices namely Virtex-5 XC5VLX 50t 3ff 1136 [11], Virtex-5 XC5VLX50 [15] and Virtex -6 XC6LX 16-CS324 [13]. The proposed PRESENT architecture occupies 31.57 % FPGA LUTs, 24.83 % of flip flops and 29.85 % of slices compared to Lara-Nino et al. [11]. The proposed PRESENT architecture occupies 92.32 % of FPGA LUTs, 86.99 % of flip flops and 90.89 % of slices compared to Lara-Nino et al. [13]. The proposed PRESENT architecture requires 51.127 % lower FPGA LUTs, and 31.88 % lower slices compared to Lara-Nino et al. [15]. The synthesis results of the implementations are shown in Table 4. From the table, the proposed architecture gets averagely 90% to 92% lesser FPGA device utilization in comparison to the architecture of [11], [13] and [15]. Along with the efficient device utilization of resources, the performance of the proposed LCS-PRESENT architecture has improved because the size of the key is efficiently reduced. The proposed architecture has the ability to perform on frequency by 90.26 MHz compared to existing architectures [11], [13] and [15].
Lorentz Chaotic System key generation with Low Area FPGA Implementation Using Present Security Algorithm

<table>
<thead>
<tr>
<th>Pandey et al. [15]</th>
<th>20 17</th>
<th>Virtex -5 XCVL X50</th>
<th>266 -</th>
<th>69</th>
<th>306.84</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed LCS-PRESENT</td>
<td>20 19</td>
<td>Virtex-6 XC6VC X75t</td>
<td>130 115</td>
<td>47</td>
<td>90.26</td>
</tr>
</tbody>
</table>

Fig. 7 represents the output waves of the LCS-PRESENT architecture. It is taken from modelsim. In Fig.7, red color represents input plaintext, light green represents LCS key, violet color represents enc_out (encryption output), yellow color represents dec_out (decryption output).

**Figure. 7 Output waveform of the LCS-PRESENT architecture**

Fig. 8 represents the image of sensor node sample input images (sensor node transmission image and image of node deployment), images of encryption and decryption. Here, the LCS-PRESENT architecture is tested using the two sensor node images. Fig. 8 shows the decrypted image which is obtained by the proposed architecture and obtained image is similar to the input image. From this, it clearly shows the input image is not affected in encryption process. The proposed LCS-PRESENT architecture provides high encryption and decryption security with minimum FPGA device utilization and power consumption.

**Figure. 8 Sensor node input image, encrypted image and decrypted image**

This research proposed two significant Very Large Scale Integrated (VLSI) architectures for PRESENT cipher with a key size of 16-bit. The proposed PRESENT architecture efficiently utilizes the FPGA device (LUTs, flip flops, and slices) for providing data security under the asset-constrained condition. The LCS has used to generate the random key which is applicable for encryption and decryption. Because of the LCS key only, the data can be retrieved in decryption side. If there will be any chances in key, the original data won’t be retrieved. The proposed architectures efficiently utilize the FPGA slices for providing data security under the asset-constrained condition. The proposed design has been modeled in Verilog language and the architectures have been synthesized in the Xilinx Virtex-6 XC6VCX75t FPGA device. The presented architectures consume only 1 % of LUTs, 1 % of the flip flop and 1 % of slices form given resource utilization respectively. The proposed architecture proves an improvement in terms of less device utilization and less power consumption compared to other existing implementations, so it is suitable for utilizing in lightweight cryptography applications. In future work, different RTL will be used to generate the random number as well as efficient encryption VLSI architecture will be designed for further reducing the FPGA device utilization in the cryptography system.

**Figure. 9 Top module of the LCS-PRESENT architecture**

Fig. 9 depicts the Register Transfer Level (RTL) view of the top module for LCS-PRESENT architecture taken from the Xilinx software tool by using Verilog. In this research, the LCS-PRESENT architecture has an individual code for each block such as encryption, decryption, and LCS key schedule. Size of input image is 128x128 and each pixel is converted into binary. In this, each pixel size represents 8-bits and the entire depth of the image is 16384 bits. Fig. 9 consists of the clock signal (Clk), enable signal (ebl), reset signal (rst), dec_out (15:0), enc_out (15:0) and LCS_out (15:0). Fig. 10 shows the internal block of the top module for the LCS-PRESENT architecture. In Fig.10, all the internal blocks are connected by using red color wire as the main module.

**Figure. 10 The internal module of the LCS-PRESENT architecture**

**V. CONCLUSION**
REFERENCES


AUTHORS PROFILE

Srikanth Parikhandla received the B.Tech (EIE), M.Tech-ECE (VLSI Design) degrees in 2002 and 2007 respectively in regular mode. He is having 15 years of teaching experience in various Engineering Colleges as Assistant and Associate professor. He is currently Research Scholar in ECE Department of GITAM Deemed to be University with special interests on Hardware implementation and improving the performance in data security, cryptography, and IoT devices. His research interests focus on the development of hardware/software security schemes for networked embedded systems and for the IoT Wireless Sensor Nodes.

Dr. Sreenivas Alluri received the B.E. degree in 2000, M.E. degree in 2004 and Ph.D degree in 2013, all in Electronics and Communication Engineering from Andhra University, Visakhapatnam. Since 2008 he has been an Associate Professor in the Department of Electronics and Communication Engineering, GITAM Deemed to be University, Visakhapatnam, India. His research interests include satellite Image, Video and Audio analysis and reconstruction, and the processing algorithms for digital signal, and image processing. At GITAM Deemed to be University he has been involved in the development Embedded system for Unmanned Vehicles.