

Design and Simulation of a Single Phase Four Level Neutral Point Clamped Inverter



Kalagotla.Chenchireddy, V. Jegathesan, L. Ashok Kumar

ABSTRACT--- In this paper, sinusoidal pulse width adjustment strategy for single stage four levels neutral point clamped inverter is proposed disposed of normal mode voltage. Sinusoidal pulse width modulation is much of the time utilized in modern applications. The gating sign are created by contrasting a sinusoidal reference signal and a triangular bearer sign of recurrence. The quantity of heartbeats per half-cycle relies upon the transporter recurrence.

Index terms:— SPWM, NPC, harmonics.

I. INTRODUCTION

DC/AC inverters are rapidly created with information of the power exchanging circuits down to earth in modern applications conversely with other power exchanging circuits. DC/AC inverters are generally utilized in AC engine drives. DC/AC inverters normally used variable voltage and variable frequency AC drives, uninterruptible power supplies, STATCOM, FACTS, voltage compensations.

In this section discuss some different multilevel inverter topologies. Voltage source inverter is mostly used in renewable energy and industrial applications. Current source inverters not used widely in industrial applications. Impedance source inverter has some smart features comparing to voltage inverter and current source inverter. Distributed generation and variable speed drives impedance source inverter used. Soft switching inverters, such as Zero voltage exchanging and zero current changing this systems to lessen the exchanging misfortunes and increase efficiency for different MLIs. Different multilevel inverters proposed previously based on applications. Three phase NPC inverter controlled [1] SVPWM reduced ripples in output current. Five-level ANPC inverter controlled SVPWM [2] and reduced common mode voltage in ANPC. Three level NPC inverter controlled SVPWM. NPC inverter controlled SVPWM improved overall performance [3] in NPC inverter. Many control techniques proposed previously for

controlling NPC inverter. But sinusoidal pulse width modulation best method for controlling NPC inverter. This paper we proposed sinusoidal pulse width modulation technique for single phase four level NPC. This Technique balancing neutral point if the load dynamic or any AC loads and reduce switching loss, reduces harmonics.

II. OPERATION PRINCIPLE OF FOUR LEVEL NEUTRAL POINT CLAMPED INVERTER

Eliminated common mode voltages in ANPC inverter used SVPWM technique [4]. Three-level NPC inverter controlled SVPWM improved overall [5] performance. SVPWM and Virtual SVPWM techniques controlled three levels NPC inverter.

Four level NPC inverter having six IGBT switches. When top three switches on remaining bottom three switches off. Diodes connected to midpoint to midpoint switches and supply voltage.




Fig 1. Main circuit of the single phase, four-level NPC inverter

TABLE 1: Switching states of 1-phase four level inverter

S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	Output voltage
1	1	1	0	0	0	+2V ₀
0	1	1	1	0	0	+V ₀
0	0	1	1	1	0	-V ₀
0	0	0	1	1	1	+2V ₀

Revised Manuscript Received on 30 July 2019.

* Correspondence Author

Kalagotla.Chenchireddy*, Research scholar, Dept of EEE Karunya Institute of Technology and Sciences, Coimbatore, T.N, India.

Dr V. Jegathesan, Associate Professor Department of EEE Karunya Institute of Technology and Sciences, Coimbatore, T.N, India.

Dr L. Ashok Kumar, Professor Department of EEE, PSG College of technology, Coimbatore, T.N, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

III. PROPOSED SINUSOIDAL PULSE WIDTH MODULATION

Sinusoidal pulse width adjustment is as often as possible utilized in mechanical applications. The gating sign are produced by contrasting a sinusoidal reference signal and a triangular bearer sign of recurrence. The quantity of heartbeats per half-cycle relies upon the bearer recurrence.




Fig.2a. sinusoidal PWM




Fig.2b. sinusoidal pulse width modulation Matlab/ simulink

IV. SIMULATION RESULTS

Reproductions have been affirmed out to take a gander at the helpful of the proposed sinusoidal pulse width regulation strategy for a four level impartial point clasped inverter. The L-L voltage as shown in fig. output voltage 200V. The proposed circuit used six IGBT switches, four diodes, four input voltage sources and resistive load. Supply voltages all equal 100V.

The parameters of the single phase neutral point clamped inverter used in the simulation are given below:

- Supply DC voltage: 100v
- IGBT switches: 6
- Diodes: 4
- Resistive load =10 ohm




Fig.3. Single Phase Four Level Neutral Point Inverter




Fig.4 output voltage waveforms




Fig. 5 output current waveforms with R-load

Fig 4 shows the output voltage of NPC inverter. Fig 5 shows the output current with R-load.




Fig.6 output voltage waveforms with L-load




Fig.7 sinusoidal PWM

Fig.6 shows the output current with R-L Load and Fig. 7 shows sinusoidal pulse width modulation sine and triangular comparison

V. CONCLUSION

This paper has presented a single phase four-level NPC topology with reduced switching count compared to the other multilevel inverter topologies. Sinusoidal PWM technique controlled proposed MLI. Sinusoidal pulse width modulation easily implemented compared to SVPWM. Better output wave compared with single pulse width modulation.

REFERENCES

1. Li Kai, Li Mengshu, Liang Zhengfeng, Dong Zhenghua, Tian Shaoju " analysis of closed structure articulations of DC current swell for three-level nonpartisan point cinched inverters with space-vector heartbeat width balance" IET power electronics 2nd july 2015.ISSN:1755-4535
2. Zhan Liu, Yu Wang, Guojun Tan, Hao Li, Yunfeng Zhang " a novel SVPWM algorithm for five-level active neutral-point clamped converter" IEEE 2018.
3. Wang, Yan , Weidong " a carrier –based implementation of virtual space vector modulation for neutral point clamped three-level inverter" IEEE transactions on industrial electronics 2016.
4. Ahn Le, Dong Lee "elimination of common-mode voltages based on modified SVPWM in Five-level ANPC inverters" IEEE transactions on power electronics. 2018.
5. Amit kumar , ashwin khambadkone "a space vector PWM scheme for multilevel inveters based on two-level space vector PWM" IEEE transaction on industrial electronics Vol.53, No.5, October 2006.

AUTHORS PROFILE



K.Chenchireddy received the .B-Tech and M-tech from JNTU Hyderabad, Hyderabad, india, in 2011 and 2013 respectively and pursuing Ph.D. in Karunya Institute of Technology And Sciences, Karunya nagar, Coimbatore, TN, India. He is working presently as Assistant Professor in Teegala Krishna Reddy Engineering College, Hyderabad, India. He has presented technical

papers in various National and International Journals and Conferences. His area of interest includes Power Electronics, Industrial Drives.



Dr. V Jegathesan received the B.E. and M.E.degrees from Bharathiar University, Coimbatore, India, in 1999 and 2002 respectively and the Ph.D. degree from Anna University, Chennai, India, in 2010. Currently, he is an Associate Professor in the Department of Electrical and Electronics Engineering at Karunya University, India. He has presented technical papers in various National and International Conferences in India and Abroad. He has also published papers in National and International peerreviewed Journals. His area of

interest includes Electric Circuits and Networks, Power Electronics, Development of heuristic algorithm for Power Electronics applications and Application of Power Electronics to Renewable Energy.



Dr. L Ashok Kumar Professor, in Department of Electrical & Electronics Engineering, PSG College of Technology, Coimbatore, India and he has completed his graduate programme in Electrical and Electronics Engineering. He did his post graduation in Electrical Machines as his major. He also completed his MBA with Specialization HRD. He has completed his PhD in Wearable Electronics. He has been a teaching

faculty at PSG College of Technology, India since 2000. After the completion UG Degree he joined as Project Engineer in Serval Paper Boards Ltd., Coimbatore (now renamed as ITC unit, Kovai). He has been actively involved in numerous Government Sponsored Research Projects funded by DRDO, DSIR, CSIR, DST, L-RAMP, Villgro and AICTE. He has published many Technical papers in reputed National, International Journals and Conferences