Low Power Hardware Efficient Comparator using Full Swing 3T XNOR

Riya Sara Joy, Reneesh C Zacharia

ABSTRACT--- This paper describes a new full swing 3T XNOR for low power, hardware efficient comparator design. This 3 transistor (3T) XNOR can achieve full output swing at an operating voltage one with lesser power and dimension of energy (power delay product) compared to the conventional XNOR designs. Thereby proposed low power area efficient comparator circuits can play a vital role in encryption systems, error detecting circuits, complex ALUs, and DSPs, where power, speed, and area are the major constraints. By realizing this hardware efficient proposed comparator, achieve complex circuit optimization. The proposed hardware is deliberate using CADENCE 5.1.0 EDA tool and simulated in spectre virtuoso.

Keywords— comparator; full swing 3T XNOR; low power; optimization; cadence (tool).

I. INTRODUCTION

In the present scenario, VLSI design demands hardware efficient and low power designs [1]. In this paper, a low power hardware efficient comparator is presented using 3T XNOR. One of the logic gate is XNOR it is based on the principle of equality of logic that is, if both the inputs are equal then the output is one. The XNOR gate contains several inputs although only one output. It is the essential module of some combinational circuits, comparators. Also used in encryption and arithmetic circuits as a combination of XNOR and XOR circuit for low power consumption.

The 3T XNOR gate, which consists of 3 transistors aim at providing the utmost output voltage. It has less area with less power and delay parameters. It attain low power by reducing parasitic effect due to decrease in area[2]. The conventional XNOR failed to work precisely at smaller voltage levels.

Therefore, the main target of this proposed work is to be set to a low power area efficient comparator circuit using proposed 3T XNOR gate with the least area by maintain a symmetry between power and speed at lesser voltage levels and highest output voltage levels.

A digital comparator is a hardware that will accept two numbers as input and determines whether one number is bigger than, less than or equivalent to the other number. Comparators are integral part of CPU, error detection circuits and microcontrollers. Fig.1[3] shows the 1-bit cascaded comparator.

In this paper, the NOR gate is replaced by 3T XNOR thereby, we can reduce the power and hardware utilization. Section II introduces the architecture of conventional 3T- XNOR. Section III presents proposed 3T- XNOR architecture and in section IV proposed a comparator using full swing 3T-XNOR. Section V presents simulation design using the CADANCE tool and finally, in section VI results are compared followed by a conclusion in section VII.

II. CONVENTIONAL 3T- XNOR

A. Architecture

XNOR gate working on the rule of logical equality, that is, if both the inputs are equal then the output is one.

In fig.2., shows the 3T XNOR which contains one PMOS and two NMOS transistors. The conventional XNOR gates fail to work precisely at smaller voltage levels. It cannot attain the full output wing. The power dissipation is also high.

Fig. 1.1-Bit Cascaded Comparator (Gate Level)[3]

Fig. 2.3T XNOR[1]

III. PROPOSED FULL SWING 3T XNOR

A. Architecture

Here an XNOR gate with full output voltage swings, without any degradation at the
output. The proposed design includes three transistors, two are NMOS and other is PMOS. The PMOS gate is on voltage of 500mV. The threshold voltage is given to its gate terminal makes the transistor PM0 always ON. In order to suppress the body bias effect to the least, the substrate contact of the PMOS is connected to the supply voltage and the substrate contact of the NMOSs are connected to the ground terminal. The PM0 transfers a strong ‘1’. Whereas the NMOS transfer a strong ‘0’. Fig.3 show the proposed 3T XNOR.

![Fig. 3. Full swing 3T XNOR](image)

The functional behavior of the 3T XNOR gate is described below:

Case (1): When A=0 and B=0.
The NMOS are turned OFF. Since the PMOS has a voltage of 500mV, the supply voltage appear across the PMOS. This results in HIGH output across output terminal.

Case (2) and (3): When (A=0, B=1) or (A=1, B=0).
The NMOS which is turned ON will pass a strong ‘0’ to the output. This results LOW for both the cases.

Strong ‘1’ is obtained at the output. Both the NMOS are turned ON, the output across the output terminal is generated by both the NMOS and PMOS. The NMOS generates a weak ‘1’ and the PMOS generates a strong ‘1’.
By comparing with the existing design, it attains full output swing in all combinations at an operating voltage 1V. Power dissipation is less as compared with existing designs.

IV. PROPOSED COMPARATOR

1-Bit cascaded comparator can be cascade any number of times to obtained higher order bits comparison. The input-output equation of the 1-bit cascaded comparator is given below[3]:

\( (A > B)_{op} = (A > B)_{inp} + (A = B)_{inp} \cdot (AB') \)
\( (A < B)_{op} = (A < B)_{inp} + (A = B)_{inp} \cdot (A'B) \)
\( (A = B)_{op} = [(A > B)_{op} + (A < B)_{op}]' \)

![Fig. 4. 1-bit comparator](image)

From the fig.4 (A > B)_{op} , (A < B)_{op} and (A = B)_{op} are outputs and (A>B)_{inp} , (A<B)_{inp} , (A=B)_{inp} A and B are the inputs to the comparator. Fig.5 shows the 1-bit cascaded comparator(gate level), which are developed using the equation below.

\( (A=B)_{op} = (AB'+A'B)' \)  

![Fig.5. 1-Bit Cascaded Comparator(Gate Level)](image)

SIMULATION RESULTS

The proposed circuit is designed using the CADENCE 5.1.0 tool and simulated using virtuoso. The circuits are simulated at 100ns and achieve full output swing at an operating voltage of 1V. Fig. 6 shown the circuit diagram of proposed full swing 3T XNOR.

![Fig. 6. Circuit diagram of proposed full swing 3T XNOR](image)
Fig. 7 shows the transient response of full swing 3T XNOR. It shows inputs A, B, and its corresponding XNOR output.

Fig. 7. Transient Response of full swing 3T XNOR

Fig. 8 and Fig. 9 show the delay and power calculation using cadence tool. From this, it clears that the proposed XNOR has 5008.2ps delay and average power 0.49924µW.

Fig. 8. Delay calculation using cadence tool

Fig. 9. Power calculation using cadence tool

Fig. 10 shows a comparator using full swing 3T XNOR.

By comparing both 3T XNOR, modified 3T XNOR has less power dissipation and dimension of energy. By using the modified 3T XNOR, the comparator circuit is proposed.

V. PERFORMANCE SUMMARY

TABLE I. COMPARISON BETWEEN PROPOSED FULL SWING 3T XNOR AND CONVENTIONAL XNOR

<table>
<thead>
<tr>
<th></th>
<th>3T XNOR (existing)</th>
<th>FULL SWING 3T XNOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>1V</td>
<td>1V</td>
</tr>
<tr>
<td>Power dissipation(µW)</td>
<td>98.124</td>
<td>0.49924</td>
</tr>
<tr>
<td>Delay(pSec)</td>
<td>27.617</td>
<td>5008.2</td>
</tr>
<tr>
<td>PDP(fJ)</td>
<td>2.709</td>
<td>2.50029</td>
</tr>
</tbody>
</table>

TABLE II. COMPARISON BETWEEN PROPOSED COMPARATOR AND CONVENTIONAL COMPARATOR

<table>
<thead>
<tr>
<th></th>
<th>CONVENTIONAL COMPARATOR</th>
<th>PROPOSED COMPARATOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>1V</td>
<td>1V</td>
</tr>
<tr>
<td>Transistor count</td>
<td>32</td>
<td>31</td>
</tr>
<tr>
<td>Power dissipation(nW)</td>
<td>91.50</td>
<td>18.92</td>
</tr>
<tr>
<td>Delay(nSec)</td>
<td>5.098</td>
<td>5.108</td>
</tr>
<tr>
<td>PDP(fJ)</td>
<td>46.64fJ</td>
<td>96.64aJ</td>
</tr>
</tbody>
</table>

By comparing both 3T XNOR, modified 3T XNOR has less power dissipation and dimension of energy. By using the modified 3T XNOR, the comparator circuit is proposed.
LOW POWER HARDWARE EFFICIENT COMPARATOR USING FULL SWING 3T XNOR

The modified comparator has less power dissipation and also the transistor count reduced to 31, so we get a low power area efficient comparator using full swing 3T XNOR.

ACKNOWLEDGMENT

We thank to show our gratitude to Dr. J M Mathana, Principal and Dr. T D Subash, head of the Electronicsand Communication department for sharing their pearls of wisdom with us. Also, thank all staff members ofthe department for their support during the work.

VI. CONCLUSIONS

The presented design has a 3T XNOR gate, it achieves complete output swing so the proposed comparator design also attains full output swing without any degradation. Thereby we can eliminate the level of restoring the circuit. The power dissipation is less compared to conventional designs. We reduce the hardware utilization by reducing the transistor count to 31. We can achieve high speed in the future by minimizing the equation of the comparator. Thereby we can reduce the count of the transistor.

In this paper, a low power hardware efficient comparator is presented using 3T XNOR. Simulation is done by CADENCE tool, 3T XNOR achieves full output swing at an operating voltage of 1V with improved power and energy compared to the existing designs. The results reveal that the designed circuit has less power dissipation and area. Comparator circuits can be used in ALU, DSP thereby we achieve low power area efficient systems.

REFERENCES

3. Manish Trikha , 2015, “Area-Efficient Layout Design of Comparator using Cascaded Technique” International Conference on Advances in Computer Engineering and Applications
10. Arvindkumar&Manoj Kumar, 2017,”Improved design of CMOS 1- Bit Comparator with Stacking Technique”, 2nd International Conference on Telecommunication and Networks