

Design Optimization of Triple Material Gate Stacked Oxide TFET

A Maria Jossy, Swati Sajee Kumar, Ananya Chakraborty, Namrata Lahiri

Abstract: In this paper, we propose the design and purpose for devising a Triple Material Gate Stacked Oxide (TMGSO) Tunnel Field Effect Transistor (TFET) to simultaneously optimize the On current (ION), Off current (IOFF) and the threshold voltage. Moreover, the design also improves the sub-threshold slope, the ION-IOFF ratio and also provides immunity from the Short Channel Effects (SCEs). We also compare the transfer characteristics of our structure with the previously developed structures and justify the reasons behind the variations. Furthermore, the relationship between the work function of the metal and the electric field has also been studied by comparing the simulation results of Single Metal Gate (SMG) TFET with the TMGSO TFET. The design and simulation of TFET is done on Technology Computer Aided Design (TCAD Sentaurus) Simulator.

Index Terms: On current, Off current, Short Channel Effects, threshold voltage, work function

I. INTRODUCTION

Following the observations by Gordon Moore, the size of transistors on an integrated circuit have been scaled down throughout the years, to meet the requirements for speed, complexity and circuit density. However, with the rise in the number of MOSFETs per unit area the total power consumption also increases. Therefore, an alternative for MOSFET has been demanded for an ultra-low-power consumption. Tunnel Field Effect Transistor (TFET) has been proved as one of the suitable alternative for MOSFET [6]. TFET has a major advantage of a lower Sub-threshold Swing (SS) below 60mV/decade and a significantly less Off current (IOFF) compared to that of MOSFET [7-8]. Moreover, TFET follows the principle of Band to Band tunneling (BTBT) which is responsible in suppressing the undesirable Short Channel Effects (SCE) whereas in MOSFET thermionic emission is responsible for the

source-drain current (I_{ds}).

However, the On current (ION) in TFET is comparatively lower to that of MOSFET. Throughout the years different approaches have been done in order to get a higher On current by varying the engineering of gate and channel with the help of novel techniques like Dual Gate (DG), Dual Material Double Gate (DMDG), Gate-all-around (GAA) structures. Furthermore, the length, width and the doping concentration in channel can also be varied. One of the best discoveries have been the relation between the work function of the gate material and the On current. Studies have shown that, significant improvement in On current and suppression in SCE can be witnessed by using a GAA TFET with proper work function [4].

After analyzing the various results obtained from the previous research works we have concatenated some of the optimum characteristics for TFET to obtain the most efficient structure, such as - (i) Gate-All-Around (GAA) TFET [4] (ii) 2-D Triple Material Gate (TMG) TFET with optimum work function [1] (iii) Stacked oxide 2-D TFET with SiO_2 and High-k Dielectric [2][5].

In this paper Section II illustrates the design of Triple Material Gate (TMG) Stacked Oxide TFET in detail, along with the reasons behind its engineering. Section III presents the band diagram of TFET in Off state and On state along with the graphs of Doping concentration, Electric Field, Electrostatic Potential and Electron Mobility. Furthermore, the improvement in I_{ds} - V_{gs} curve in TMGSO TFET is compared to TMG Single Oxide TFET and Single Metal Gate (SMG) TFET.

II. DESIGN AND SIMULATION OF TMG STACKED OXIDE TFET

For the design of Triple Material Gate Stacked Oxide (TMGSO) TFET, a 3-D Gate-All-Around (GAA) cylindrical structure is chosen which shows an improvement in electric field intensity at source-channel interface. Also, it shows an excellent immunity against the undesirable SCEs [9]. Furthermore, three materials with different work functions are used for the construction of the gate. Sneha Saurabh et al. have proposed an analytical model for Dual Material Double Gate 2-D structure with an experimental proof for the range of values needed to be chosen for the gate work functions [1]. In our structure we have taken 4.6eV as work function for Gate 1, 4.3eV for Gate 2 and 4.2 eV for Gate 3. It is noticed that the work function of the metal gate has direct impact on the lateral electric field and potential over the channel. We have used a low band gap material Ge and SiGe for source and drain respectively with Si as channel.

Revised Manuscript Received on 30 May 2019.

* Correspondence Author

A Maria Jossy*, Assistant Professor at Department Electronics and Communication in SRM Institute of Science and Technology, Chennai, India.

Swati Sajee Kumar, B.Tech degree in Electronics and Communication from SRM Institute of Science and Technology, Chennai, India

Ananya Chakraborty, B.Tech degree in Electronics and Communication from SRM Institute of Science and Technology, Chennai, India.

Namrata Lahiri, B.Tech degree in Electronics and Communication from SRM Institute of Science and Technology, Chennai, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

Design Optimization of Triple Material Gate Stacked Oxide TFET

While scaling down the dimensions of TFET the oxide layer thickness also needs to be decreased, however decreasing thickness of SiO₂ leads to THE increase in leakage current. Therefore, high-k dielectric with minimum thickness can be used as an alternative. But using a high-k dielectric at source-channel interface can lead to fringing effect, thus a stacked oxide comprising of both SiO₂ and high-k dielectric is used.

Furthermore, the source and the drain are doped with p-type and n-type materials respectively. The doping concentration in source is $1 \times 10^{20} \text{ cm}^{-3}$ and that in drain is $5 \times 10^{18} \text{ cm}^{-3}$. Note that the doping concentration in




Fig. 1 3-D Structure of TMG Stacked Oxide TFET




Fig. 2 Cross-sectional view of TMG Stacked Oxide TFET

source is higher than that in drain.

The TMGSO TFET is devised on Sentaurus Device Editor (SDE) and the simulation results for the designed structure is obtained on Sentaurus Visual (S-Visual) as shown in Fig. 3.

III. RESULTS AND DISCUSSION

All the simulations are done on 3-D TCAD device simulator, which uses various models such as Shockley–Read–Hall model, BTBT model, Kane's and Keldysh's models [3]. In Fig. 4 shows the band to band tunneling diagram for TMG Stacked Oxide TFET at an On state with V_{gs} as 0.3 V and at an Off state with V_{gs} as 0 V, and V_{ds} kept constant as 1V. Moreover, as TFET follows BTBT principle, the electron in valence band of the source cannot be tunneled to the conduction band of the channel at Off state due to the voltage barrier. However, when a gate voltage of 0.3 V is applied, the valence and the conduction band overlap each other thereby increasing the tunneling probability.

Fig. 5 shows the doping concentration provided in the source, drain and intrinsic region of TMGSO TFET. The need for providing a higher doping concentration of $1 \times 10^{20} \text{ cm}^{-3}$ at

source and a lower doping concentration of $5 \times 10^{18} \text{ cm}^{-3}$ at drain is because of the asymmetry in TFET and as a measure to suppress the drain-induced barrier lowering.

TABLE I
DESIGN PARAMETERS FOR TMG STACKED OXIDE TFET

Region	Material	Doping/Work Function	Length/Thickness
Source	Germanium	$1 \times 10^{20} \text{ cm}^{-3}$	7nm
Drain	Silicon Germanium	$5 \times 10^{18} \text{ cm}^{-3}$	7nm
Intrinsic	Silicon	$1 \times 10^{17} \text{ cm}^{-3}$	28nm
Gate 1	Metal 1	4.6 eV	7nm
Gate 2	Metal 2	4.3 eV	13nm
Gate 3	Metal 3	4.2 eV	7nm
Oxide	SiO ₂		0.6nm
	High-k Dielectric		




Fig. 3 Simulation result obtained on S-Visual, after designing structure on SDE




Fig. 4 Shows the Band-to-Band tunneling of electrons in ON State ($V_{gs}=0.3\text{V}$), also it shows the band gap between the valence band of source and conduction band of channel at OFF State ($V_{gs}=0\text{V}$)




Fig. 5 Doping concentration in TMG Stacked Oxide TFET, with $1 \times 10^{20} \text{ cm}^{-3}$ of p-type material in source and $5 \times 10^{18} \text{ cm}^{-3}$ of n-type material in drain




Fig. 6 Variation of lateral electric field for TMG Stacked Oxide, TMG Single Oxide and SMG TFET along the channel at $V_{ds} = 1V$ and $V_{gs} = 0.3V$




Fig. 8 Variation of electrostatic potential along the channel region at $V_{ds} = 1V$ and $V_{gs} = 0.3V$ for TMG Stacked Oxide, TMG Single Oxide and SMG TFET.




Fig. 7 Variation of electrostatic potential along the channel region at $V_{ds} = 1V$ and $V_{gs} = 0.3V$ for TMG Stacked Oxide, TMG Single Oxide and SMG TFET.




Fig. 9 I_{ds} - V_{gs} curves for TMG Stacked Oxide TFET, TMG Single Oxide TFET and SMG TFET at $V_{ds} = 1V$ and $V_{gs} = 0.3V$.

The accuracy of TMG Stacked Oxide TFET is compared with the TMG Single Oxide TFET and SMG TFET. Fig. 6 shows the comparison between the simulated values for the lateral electric fields of TMG Stacked Oxide TFET, TMG Single Oxide TFET and Single Material Gate (SMG) TFET. The lateral electric field for both the TMG structures show similar properties due to the same work function used for the gate materials. However, in SMG GAA TFET work function of the metal is kept as 4.6eV. It can be noted that the source-channel interface experiences the highest electric field intensity, and the drain-channel interface experiences the least, except in SMG GAA TFET.

Fig. 7 shows the comparison between the electrostatic potential of different TFETs. The potential varies near the junction of metal gates, but it is constant in the middle of the Silicon body. There are two step changes in the potential values of TMG Stacked Oxide and TMG Single Oxide TFET along the channel at the interface of Gate 1-Gate 2 and Gate 2-Gate 3. This implies that there is a reduction in drain current over the channel. The SCEs are also suppressed significantly when compared to that of SMG TFET due to the change in work function.

Fig. 8 shows the electron mobility in TMG and SMG TFET along the channel. With a high electric field and electron mobility in the source region, the drift velocity of electrons becomes significantly higher when compared to that in drain.




Fig.10 The I_{ds} - V_{gs} Curve for $V_{ds} = 1V$ and $V_{ds} = 0.5V$, for $V_{gs} = 0.3V$

Fig. 9 shows the comparison in I_{ds} - V_{gs} curve of TMG Stacked Oxide, TMG Single Oxide and SMG TFET. The simulation is done for $V_d = 1V$ and $V_{gs} = 0.3V$. For TMG Single Oxide and SMG TFET the oxide layer thickness is 8nm and the work function in SMG is 4.6eV. All the other physical parameters are equivalent to that of TMGSO TFET, as shown in parameter table-1. The improvement in Off current in TMGSO TFET is due to the careful choice of gate dielectric and its dimensions. There is a considerable increase in On current in TMG compared to that in SMG TFET.

Design Optimization of Triple Material Gate Stacked Oxide TFET

The threshold voltage obtained in TMG TFET is around 0.058 V and in SMG TFET is 0.083 V. Fig. 10 depicts the change in sub-threshold slope for various values of V_{ds} with V_{gs} as 0.3V.

IV. CONCLUSION

Design and Simulation of Triple Metal Stacked Oxide TFET is done using TCAD Sentaurus Simulator. The benefits of including a stacked oxide layer of high-k dielectric and SiO_2 has been studied by comparing the I_{ds} - V_{gs} curves of TMGSO TFET with TMG Single Oxide TFET, it can be observed that there is an improvement in I_{ON} - I_{OFF} ratio in TMGSO TFET. Furthermore, the benefits of using triple material gate can also be observed by comparing the electric field and electrostatic potential characteristics of SMG and TMG TFET. In conclusion, TMGSO TFET was able to provide a better On current and also a suppressed threshold voltage and Off current. In future, the research can be done on decreasing the complexity of the design and also approaches can be made for making it cost effective.

REFERENCES

1. Sneha Saurabh and M. Jagadesh Kumar, "Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field-Effect Transistor", IEEE Trans. Electron Devices, (58) (2) (2011) 404-409, Feb.
2. Sanjay Kumar, Ekta Goel, Kunal Singh, Balraj Singh, "2-D Analytical Modeling of the Electrical Characteristics of Dual-Material DoubleGate TFETs With a $\text{SiO}_2/\text{HfO}_2$ Stacked Gate-Oxide Structure", IEEE Trans. Electron Devices, (64) (3) (2017) 960-966, Mar.
3. Jung-Dong Park and Changhwan Shin "Vertical Tunnel FET: Design Optimization With Triple Metal-Gate Layers, Eunah Ko, Hyunjae Lee", Student Member, IEEE Trans. Electron Devices, (63) (12) (2016) 5030-5034, Dec.
4. Rajat Vishnoi and M. Jagadesh Kumar, "A Pseudo 2D-analytical Model of Dual Material Gate All-Around Nanowire Tunneling FET", IEEE Trans. Electron Devices, (61) (7) (2014) 2264-2270, July.
5. Vijaya Kumar, Patrick Chella Samuel, Shruthi, Divya Mary Thomas and Mohan Kumar, "Analysis Of Dual Gate MOSFETS Using High K Dielectrics" Nirmal, International Conference on Electronics Computer Technology (ICECT), 2011, July
6. Q. Zhang, W. Shao and A. Seabaugh, "Low Subthreshold Swing Tunnel Transistors", IEEE Trans. Electron Devices, 27 (4) (2006) 297-300, April.
7. W. Y. Choi, B. G. Park, J. D. Lee and T. J. King Liu, "Tunneling Field effect transistors (TFETs) with subthreshold swing (SS) less than 60mV/dec", IEEE Trans. Electron Devices, 28 (8) (2007) 743- 745, Aug.
8. K. Boucart and A. Ioneacu, "A new definition of threshold voltage in tunnel FETs", Solid State Electronics, 52 (9) (2008) 1318-1323, Sep.
9. P. Vanitha, Dr. N. B. Balamurugan, and G. Lakshmi Priya, "Triple Material Surrounding Gate (TMSG) Nanoscale Tunnel FET-Analytical Modeling and Simulation", Journal of Semiconductor Technology and Science, (15) (6) (2015) 1598-1657, Dec.

AUTHORS PROFILE



Mrs A Maria Jossey, Assistant Professor at Department Electronics and Communication in SRM Institute of Science and Technology, Chennai, India. Her current research interests include Novel Device Design and Modelling of Nano-scale Devices.



Ms. Swati Sajee Kumar is currently pursuing the B.Tech degree in Electronics and Communication from SRM Institute of Science and Technology, Chennai, India. Her current research interests include design of semiconductor device modeling and simulation.



Ms. Ananya Chakroborty is currently pursuing the B.Tech degree in Electronics and Communication from SRM Institute of Science and Technology, Chennai, India. Her current research interests include advanced CMOS device modeling and simulation.



Ms. Namrata Lahiri is currently pursuing the B.Tech degree in Electronics and Communication from SRM Institute of Science and Technology, Chennai, India. Her current research interests include advanced CMOS device designs and their applications.