

Design of a Dual Doping Less Double Gate Tfet and Its Material Optimization Analysis on a 6t Sram Cells

K.Niranjan Reddy, PVY Jayasree

Abstract: Deliberate advancement in the improvement of a Tunnel Field Effect transistor as an appropriate option in contrast to ordinary Metal Oxide Semiconductor Field Effect Transistor (MOSFET) for accomplishing unrivaled current execution, However, these TFET's likewise have a disadvantage of spillage current, sub edge swing and besides the effect of arbitrary doping vacillations causing huge execution debasement at low power supply. In this work, tunneling gate length, the spillage current, and sub threshold swing are taken as measurements for dissecting a Dual Material (DM) Doping less Double Gate Tunneling Field Effect Transistor (DL-DGTFET) utilizing 6T SRAM cells. The DLTFET is a transistor which utilizes the idea of tunneling, by narrowing the boundary among source and channel of the gadget, to kill the gadget ON and. It isn't constrained by traditional warm tail and shows a vital exhibition at low power and abatement spillage current and power dispersal. So additionally, usage of doping less gadget has a genuine ideal advantage in the field of building and has pulled in consideration because of their rearranged assembling process. The recreation results delineates, the spillage current, Ion and I off proportion and sub limit swing varieties are examined with the proposed procedure. It demonstrates critical improvement contrasted with regular field impact transistor.

Keywords: Doping less DGTFET, Dual Material (DM), HSPICE tool, ON/OFF, sub threshold swing, 6T SRAM

I. INTRODUCTION

The determined arrangement to decrease the supply voltage, poor spillage current, sub limit swing what's more the impact of sporadic doping changes in circuit setup is one of the present most prominent troubles in the semiconductor business [1]. The standard CMOS, MOSFET, TFET advancement has about accomplished its physical containments for low power applications [2]. The MOSFET is the most imaginatively impelled gadget of the transistor gathering. Over decades the semiconductor arrange was growing its execution, by scaling just as by applying strain advancements and starting not on time by using distinctive

entryway structures [3]. Sub limit incline imperative for float dissemination based FETs is 60 mV/decade and different research works are in headway to upgrade the sub edge properties can be treated as the best result for concurrent minimization of spillage ebb and flow [5].

Then again, the burrowing transport based gadget show ideal sub limit incline execution over ordinary MOSFETs [4]. The burrowing field impact transistors achieved poor electrostatics and a high door voltage is required for its activity [6]. Moreover, the entryway spillage current will likewise be high and it is around 1 A/cm² at 1V which is a result of the burrowing of electrons. These unavoidable issues ought to be decreased amid the scaling procedure [7]. One of the mainstream answers for lessen the issues is to work SRAM close sub-edge area [10]. Static arbitrary access memory (static RAM or SRAM) is a kind of semiconductor memory that uses bi stable circuit to store each piece [11]. The term static isolates SRAM from DRAM (dynamic subjective access memory) which must be much of the time strengthened [8]. SRAM is snappier than DRAM it is regularly used for CPU store while DRAM is used for a PC's essential memory [12]. Be that as it may, decreased on-current and varieties in gadget edge voltage (V_{th}) puts a noteworthy test in the SRAM plan at lower working voltages and the information is lost when the memory isn't fueled [13]. Therefore, circuit designers are considering alternative devices that can coexist with SRAM cells to offer very low leakage current and reduced sub threshold swing [14]. The Junction less and doped transistors overcomes the challenge in conventional FET'S which requires ultra-steep doping profile [9]. While tunneling these devices offers simple fabrication and when the gate dielectric constant increases, there is a drop in sub threshold slope. The reason behind the phenomenon of low sub threshold slope is that current conduction due to tunneling in JLTFET somewhat diffused rather than in MOSFET [15]. This can also be understood by noting the conduction and valence band profiles as function of gate voltage. In this paper, a point by point study and exhibitions of Doping less double the gadgets and thrashings the scaling obstacles. In material twofold door transistors on a 6T SRAM cells are broke down, the spillage current, and sub edge swing and tunneling gate length are taken as measurements for dissecting the proposed technique. These DL transistors doping union is even all through this worry paper is organized as pursues: Section 2 explains the writing study in regards to our commitment.

Revised Manuscript Received on 30 May 2019.

* Correspondence Author

K.Niranjan Reddy*, Assoc.Professor in CMR Institute of Technology, Hyderabad & Research Scholar in GITAM University Visakhapatnam, India
PVY Jayasree, Professor&HOD, GITAM Institute of Technology, GITAM University, Visakhapatnam, India

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

Section3 presents the ID of issue and its sub areas clarify the guideline and displaying of the circuit. The nitty gritty structure and activity of proposed configuration talked about in Section 4. Area 5 demonstrates the examination and recreation results at low power esteem. At last, area 6 abridges the embodiment of the paper as end

II. RELATED WORKS

Chen et al. [16] have introduced mixed TFET-MOSFET 8T SRAM cell containing MOSFET cross-coupled inverters, committed TFET read stack and TFET form get to transistors for ultra-low voltage movement. Right when SRAM cell gives vital change in security and execution the benefits of both TFET and MOSFET contraptions are mishandling. The robustness and execution of the proposed cell are showed up diversely in connection to the conventional MOSFET 8T cell and unadulterated TFET 8T cell uses mixed mode TCAD reenactments.

Liu et al. [17] have displayed a passageway plans for tractable focused on Ge/InGaAs TFET-based SRAM circuit and the impact of cell get the chance to structure on static and dynamic execution are researched. The SRAM cells use outward access transistors, and show wide read and make static confusion edges. The corrupted read defer time and the phone reinforcement imperativeness which depends upon operational voltage and Ge strain state was constrained by A7T SRAM cell designing.

Ankita Chauhan et.al [18] have considered the diverse spillage systems like ground Vdd, MTCMOS, transistor stacking, source biasing and negative word line plot way to deal with advancing low spillage in SRAM memory cell. The extent of the transistor was contracting in fast advancement in semiconductor innovation; along these lines the spillage current turns out to be increasingly imperative parameter. Thus they examined the spillage current utilizing Static irregular Access Memory.

Mahmood Uddin Mohammed et.al [19] displayed an examination of the security and unwavering quality of TFET based 6T SRAM circuit with a diminished supply voltage of 500mV. The Static Random Access Memory (SRAM) significantly affects the general power utilization and vitality productivity of numerous applications. The paper assesses the reserve spillage control in the Tunnel FET (TFET) based 6T SRAM cell for various draw up, pull-down, and pass-entryway transistors proportions (PU: PD: PG) and contrasted with 10nm Fin-FET based 6T SRAM plans. The static commotion edge (SNM), which was a basic proportion of SRAM steadiness and dependability, was resolved for hold, read and compose tasks of the 6T TFET SRAM cell. Reenactments were done in HSPICE and Cadence instruments.

Anju et.al [20] have proposed a plan of 6T SRAM cell to conquer the procedure varieties because of irregular dopant changes (RDFs) and complex tempering methods a charge plasma based doping less TFET (CP-DLTFET). So as to maintain a strategic distance from the reliance of solidness parameters of SRAM cell to supply voltage (Vdd), here N-bend measurements has been investigated to decide perused and compose dependability. Further, breaking down

the N-bend measurements for various Vdd, cell proportion, and draw up proportion help with planning the design of transistors for the better read and compose strength. At last, the strength of the 6T CP-DLTFET SRAM cells read and composes dependability is tried by the interface trap charges (ITCs).

III. PROBLEM METHODOLOGY AND CIRCUIT MODEL

A. Problem formation

Present day innovation assumes a noteworthy job alongside the utilization of scaling. The ordinary gadgets utilized by analysts for downsizing the sizes which have low speed and pressing thickness and have the issue of high power utilization [21]. Notwithstanding that a portion of the difficulties are additionally to be looked to have an improved framework act at low supply voltage and it is later accomplished by the field-impact transistor (FET). It is an electronic gadget which makes utilization of an electric field to confine the stream of flow. This is practiced by the utilization of a voltage to the door terminal, which thus changes the conductivity between the channel and source terminals. There exist different sorts of Field Effect Transistors like MOSFET, TFET, JLTFET, DLTFET [22], when all is said in done they show with extremely high information impedance at low frequencies. These are the center of coordinated circuit which is structured and thought up in a solitary chip in little sizes. These traditionalist field impact transistors have a downside of sub limit swing which cuts down the edge voltage and prompts execution debasement at low power supply. So as to defeat the above said issues a double material doping less twofold entryway Tunneling Field effect transistor (DL-DGTFET) [23] is proposed in this paper. An information subordinate circuit is intended to keep up the low power and to have an Optimized gate length, spillage current and limit threshold swing and its execution is examined in a 6T SRAM cells.

B. Principle and Modeling of DGTFET

In this section, the fundamental structure and displaying rule of the DGTFET has been depicted. The TFET depends on the band to band tunneling which is happen in the middle of the valence band and conduction band of p and n district separately. The source, channel and channel are the three locales of TFET




Fig 1: Single Gate FET




Fig 2: Double Gate TFET

The contrast between the MOSFET and TFET is that the source doping will be in n channel and p channel individually. In Figure (1) and (2) the single and dual material Double gate TFET are spoken to and it has the capacity to alter the inherent locale so as to oppose the tunneling from the source to channel. The tunneling can be of two kinds direct tunneling and backhanded tunneling. In direct tunneling an electron moves from source (p locale) to deplete (n area) without retention or outflow of photon. In roundabout tunneling an electron moves from source to deplete within the sight of any ingestion or emanation of photon. TFET is an electron burrowing and its transistor conduct depends on the standard of turning on and off at low supply voltage.

The working and trading of n channel TFET and p channel TFET will be similar. Here, if Gate Voltage > 0V, by then the structure is at on state right now the channel will move towards the valence band of source and it is pivot uneven when it is on off state. With the objective that the electron in the valence band will get essentialness and they goes into the empty space of channel. If the Gate Voltage < 0V likewise the present will be smothered and channel will move towards the channel. As such in a pivot uneven structure the present will be low without band tunneling in this manner the current is addressed as off current and inside seeing band tunneling the consequent on current will outperform the off current. The demonstrating of the TFET depends on Kane's model [24] and it is given by

$$G(E) = A \left[\frac{E^D}{\sqrt{E_g}} \exp \left(-\frac{BE_g^{\frac{3}{2}}}{E} \right) \right] \quad (1)$$

Where, E- Electric field
E_g-bandgap
A, B- parameters
D=2 / variable

In this area, we will build up a subjective understanding conduct of a TFET [25] by expecting that there is just exhaustion district and compute the current. In kane's age rate an electric field is embedded over the burrowing district and after that the flow will be determined. Essentially we can see that there will be no flow without burrowing which is because of zero electric field. The burrowing is the way in the middle of two intersections which is having an equivalent vitality of conduction and valence band and the normal field in Z course was spoken to as

$$\bar{E}_z = \frac{E_g}{ql_{tun}} \quad (2)$$

Where, E_g- bandgap

l_{tun}- length of the path

The length of the tunneling path is calculated by using the Z coordinates of valence and conduction band having equal potential, which is represented as,

$$\psi_v(Z_1) = \frac{qN_a}{2\epsilon_s} (z_1 - z_{max})^2 + \frac{E_g}{q} \quad (3)$$

$$\psi_v(Z_2) = \frac{qN_a}{2\epsilon_s} (z_2 - z_{max})^2 \quad (4)$$

The tunneling path length can be determined by

$$l_{tun} = z_1 - z_2 \quad (5)$$

$$\psi_v(z_1) = \psi_c(z_2) \quad (6)$$

Therefore the expression for current can be determined as

$$I \approx \left[-\frac{WLA E_g^{D-1}}{2B_q D} \left(\frac{1}{l_2^D} - \frac{2E_g \epsilon_s}{q^2 N_a} \frac{1}{l_2^{D+2}} \right) \right] e^{-Bq\sqrt{E_g}l_2} \quad (7)$$

ψ_{max} - Function of applied gate voltage

Gate voltage V_g can be represented as

$$V_{gs} - V_{fb} = \varphi_{max} + t_{ox} E_{ox} \quad (8)$$

Where E_{ox} can be calculated from the electric field E_s by using the boundary condition of

$$\epsilon_{ox} E_{ox} = \epsilon_s E_s \quad (9)$$

The sub threshold swing [5] calculated using the equation

$$SS = \frac{K_B T}{q} \ln_{10} \left[\left[\frac{-1}{\alpha} \right] \left(\sqrt{2(\beta_1 - 1) \left(1 + \frac{1}{2\sqrt{V_{gs}}} \right)} \right) \right]^{-1} \quad (10)$$

The obtained analytical expressions analyses were compared with conventional FET and good agreement at low gate voltages is demonstrated below in section 5.

IV. PROPOSED METHOD

A. Design of a Dual Material DL-DGTFET

In this area we have an itemized talk about the doping less DG-TFET which makes utilization of the charge plasma idea [26]. The doping is shaped by the cathode of different work capacities at the source and channel. Here we propose a sio2 and Hfo2 based double material gadget with decreased spillage current and sub edge swing and the gate length is thought to be L1=5nm and L2=45 nm for an enhanced dependable circuit plan.

In table 1 all the reproduction parameters [29] were spoken to. The thickness of the silicon cathode is of about 10nm, source and channel work capacities are taken as 5.93ev and 4.4ev separately. These work capacities ought to be not as much as that of the silicon natural body (<2) so as to upgrade the drive execution at low door voltage (V_{gs}) with an enhanced state current. The distinction between the doped and doping less DGTFET is sown in Fig 3&4.




Fig 3: Doped DG-TFET




Fig 5: Dual Material DL-DGTFET




Fig 4: Doping less DG-TFET

Parameter	DLTFET	DM-DLDGTFET
Gate length in nm	50	L1=5, L2=45
Silicon thickness in nm	10	10
Gate oxide thickness in nm	2	2
Gate oxide material	SiO ₂	HfO ₂
Channel doping in cm ⁻³	1*10 ¹⁵	1*10 ¹⁵
Gate function in ev	4.5	G1=4.1, G2=4.7
Source function in ev	5.93	5.93
Drain function in ev	4.4	4.4

Table 1: Parameter dimensions of the device

The proposed Dual material DL-DGTFET in fig 5 demonstrates that there is no need of any doping and its guideline of working is same as that of the doped TFET. The gadget has two entryways, one is at the top and it go about as burrowing door and the other entryway is at the base of the gadget. The source district is vigorously doped with p-type material, while the channel is oppositely doped with n-type polluting influences. The door near source will go about as burrowing entryway and the other will go about as a helper entryway. The burrowing door lengths is expanded or diminished all together accomplish effective trademark. At the point when the gadget is on express the nearness of two door frames burrowing, thus the sub limit swing is diminished and Ion/Ioff proportion is expanded by lessening the spillage current making it the appropriate gadget for task. In source district the doping should be high for an enhanced state current and attributes.

The OFF state current depends upon the doping in channel area. The ambipolar direct of the transistor is showed up when the doping levels are proportional in both source and channel zone. The deplorable properties can be reduced by lessening the doping level in channel. This also reduces the OFF current measurement. It tends to be demonstrated that the unnecessary entryway control along the way has meets the criteria and the execution of the proposed DL-DGTFET gadget has been investigated for improved execution utilizing a 6T SRAM cells which is examined in the underneath area.

B. Design of an input dependent 6T SRAM Cell

Managing read and compose dependability is one of the greatest difficulties for SRAM structure and has been broadly examined [28]. The 6T SRAM cell comprises of two cross coupled inverters and transistors which associates the cell to the outside world. The inverters are the capacity component and strengthen the information bit inside the cell as long as the power is provided (VDD).

Here, M2 and M4 are PMOS transistors and M1, M3, M5, M6 are NMOS transistors. M7 and M8 are the entrance transistors associating the cell to the Bit Lines. The information is held in the hook and the bit lines are charged to the supply voltage. The greater part of the cells is in reserve mode in the extensive SRAM, which overwhelms the general power utilization. At first the voltage at the inward hub will zero and ascends because of the divider between draw up and pull down transistor. The diverse methods of activity of the SRAM cell are in detail underneath. At the point when the Word Line (WL) is at rationale 0, the entrance transistors M7 and M8 withdrew from the bit lines. The two cross coupled inverters in the cell keep on fortifying the information bit present in the cell insofar as power is provided (VDD). The word line (WL) is set to rationale 1 amid the compose task which empowers the Access transistors M7 and M8 and exchanges the substance of the bit lines to the outside world. The difference in mode for compose activity will be done rapidly. By measuring the bit cell transistors, the prerequisites for the read and compose activities are satisfied. So as to guarantee the steady read and compose the SRAM cells are planned with the goal that the substance of the phones won't change amid the procedure.






Fig: 5 Double gate 6T SRAM Cell design

In the SRAM one of the bit lines is raised high and the other line is brought down in the midst of the create action. At focuses when the cells isn't picked for read or compose assignments it works in the hold mode. The enduring worth qualities of SRAM cell is diminished when it stores a comparative motivator for a long time. The set away regard can be hardships in view of the reduction in resolute quality. The register records are exceptionally disposed to disillusionment due to NBTI saves. The time span in which the PMOS transistor is conflictingly one-sided is known as the weight stage or stress mode. The transistor kills by getting rid of a segment of the interface traps when a basis commitment of '1' is associated at the door and this is known as the method of recuperation. To overcome this issue a DM-DLDGTFET is proposed in SRAM cell is showed up in Fig. 5, which is fit for run of the mill errands with snappy and low power supply. Here, the both PMOS devices experience recovery at same time inside the cell. From the gadget the procedure level to the algorithmic measurement the low power systems are coursed. In the above strategies the power use is decreased by cutting down the supply voltage because of the quadratic association between the dynamic power use and the supply voltage. The transistor's limit voltage should be reduced to compensate the execution adversity due to a lower supply voltage. This causes an exponential addition in as far as possible spillage current. To make circuit techniques to decrease as far as possible spillage streams that are achieved by the reduced is the basic research zone nowadays.

V. SIMULATION RESULTS AND DISCUSSION

In the proposed twofold material DL-DGTFET, a shaky doping less Sio2 and Hfo2 film is changed to a n, p and natural locale like structure utilizing charge plasma thought, where metal anodes of fitting work is utilized at Source and Drain state, subsequently, we get unforeseen electron and opening transporter focus underneath Source and Drain territory It is worth notice that in on-state, weariness locale underneath of entryway cathode disseminates and impels unequivocally np-type district in channel, which is ill defined to the customary TFET. The climb and fall of conveyor imperativeness obsession externally by lessening the potential refinement between the source and channel locale is demonstrated fig 6. In off-state, probability of electron tunneling from VB to the CB of inborn area is especially low because of high tunneling vitality limit width at gate source crossing point. In any case, in on-state CB and VB energies in I district get agreed with CB and VB energies of n and p zone,

along these lines, tunneling vitality boundary width is decreased basically, which makes higher probability of electron tunneling from VB of p into CB of I locale. Within voltage in on-state, which in this manner, builds the electric field at the tunneling crossing point and reduces the tunneling vitality obstruction width, subsequently, it redesign on-state stream. In addition, it is worth notice that in off-express the gate stack overhauls the consumption locale underneath the gate terminal, in this manner, radically decreases the off-state current. One can see that the proposed gadget shows much continuously sharp doping lesstransport focus under on and off states when showed up contrastingly in connection to standard TFET.




Fig 6: Energy concentration between source and Drain

Along these lines, propose approach guarantees an abrupt p-n combination for tunneling of electron transporters from valence band to conduction band of natural area. To portray the reliance on the electrostatic potential differentiation between the source and Drain territory and the electron thickness conveniences, the tunneling gate length was changed for explicit limits over the channel to analyze the sub threshold swing, Ion/I off current extent and voltage is delineated in Table 2.

It clears up the present capacity of DM-DLDGTFET and it might be seen that for a gate length of 60nm the sub limit swing is of around 5nm and the on and off current will be of about 2*10^3 and its relating voltage is 1V. Correspondingly for various gate lengths each parameter metric in concern were researched in this area.

Lg	Sub threshold Swing	Ion/Ioff ratio	Vds
30	0.18	10^6	0.9
55	1	10^6	5
70	3.7	5*10^6	0.1
60	5	2*10^3	1
1000	60	10^3	1.75
1130	74	10^7	2.6
1250	88	10^7	5

Table 2: Simulation Parameter performance analysis

The scaling of the gate length causes an increment in Ioff and decrease in Ion. This is a direct result of decrement in the tunneling barrier width at the channel-source.

It tends to be seen that, with increment in the doping less gate length from 30nm to 1250nm, the threshold swing and potential at the surface area began ascending by lessening the present proportion on both the states.

	TFET		DLTFET		DL-DGTFET	
	n	P	n	p	n	p
Saturation current	1.56	1.56	1.04	1.04	0.91	0.79
Ion/Ioff	10.23	10.23	9.9	9.9	5.74	4.02
Subthreshold swing	54	54	60	60	65.4	64.3

Table 3: Comparative analysis

On the other hand, the DM-DLDGTFET structure does not propel surface conduction, along these lines showing a relentless Vgs regard from 0v to 1v. Also, we have looked into the impact on trans conductance of the proposed DL-DGTFET and diverged from the customary TFET for different Vds, as it is a fundamental parameter for straightforward applications, as seemed Table 2. For Vds=0.9 V, the present extent of DL-DGTFET is about 10^6 with 0.18 utmost swing. This happens due to higher tunneling rate because of inward voltage improvement. Regardless, obstruction tunneling of the gadget with Voltage (Vgs>0.6 V) experiences an offset which was relentless with the past itemized results [30]. What's more, the proposed DL-DGTFET shows an improvement in act when stood out from the DL-TFET and customary TFET at gate length routine is seemed table 3. Along these lines, the proposed DL-DGTFET could be a possible cheerful with astounding outcome.

The transient waveform of the arranged 6T SRAM cell is showed up in fig 7. The SRAM bit cell is depicted for, as it were, power, change and concede times contiguous confirmation of static commotion edge of SRAM bit cell. The examination is performed to perceive how the read access time and compose get to time are changing a result of supply voltage scaling.




Fig 7: Read and Write delay with respect to time

The Write delay in SRAM CELL is settled as the time required for the world line to execute the compose task until the hub regards are seen to be equal. The Read Delay in SRAM CELL is settled as the time required by the read-line to complete the read action until the voltage refinement between the bit lines results up to a standard regard. Growing the supply voltage fabricates the compose get to time and lessens the read access time and the a different way. On the off express the compose get to time grows and by then it

undermines the 6T-SRAM cell direct, amid the compose action of the bit low or high the bit line voltage, amid read task 6T-SRAM cell isn't recuperating the primary characteristics. One can see that compose get to time improves with extending widths of access transistor while the read access time isn't. One can pick the perfect width identifying with the need. The voltage may be made by using charge siphon or D/A converter. It is appreciated from the recreation that the voltage tuning till 0.6v is perfect. Further Table 4a&b records the general measure of perusing and composing action delays for SRAM cells realized under DM-DLDGTFET development with that of 6T SRAM cell execution measurements. The deferral is enrolled from the transient examination of the proposed SRAM cells with transient plot in the above fig 7. It clearly portrays the read deferral of the proposed twofold material DL-DGTFET based 6T SRAM cell is lower than customary works recorded as a hard copy for all strain levels. Here, the compose delay is inspected from the creation 'Low' at hub Q is the time required for center point Q to tumble to 10% of its fundamental voltage for 'High' after the WL is turned on amid a compose task. So likewise, the structure 'High' is the time required for hub Q to climb to 90% of voltage regard for 'Low' from its basic low measurement after the WL is incited amid a compose movement. Since the focal point of the telephone structure is equivalent in all the four SRAM cells in the midst of create task, while separating the form get the chance to time is for all intents and purposes same for all SRAM cells.

The create and read delay for TFET is imitated at different supply voltage as characterized in Table 4 and it obviously depicts that for all the supply voltages the proposed SRAM design shows shorter compose and read delay than the current procedures.

Table 4a: Delay time comparison of read operation

States (%)	Read delay time of 6T SRAM				
	0.2	0.3	0.4	0.5	0.6
1.5	5n	1n	800p	700p	600p
2	6n	900p	700p	600p	500p
2.5	5n	900p	800p	600p	500p
3	4n	800p	500p	400p	100p

Table 4b: Delay time comparison of write operation

States (%)	Write delay time of 6T SRAM				
	0.2	0.3	0.4	0.5	0.6
1.5	10n	7n	6n	5n	4n
2	9n	7n	6.5n	4n	6n
2.5	8n	6.5n	6n	3n	5n
3	8n	6.5n	6.5n	5n	6n



VI. CONCLUSION

A definite examination of the DM doping-less DGTFT using charge plasma thought is accounted in this paper. Our results display that regardless of the way that the source and channel zones are prompted on an inborn body without the necessity for any doping, the source-channel tunneling system in the doping-less TFET can be compelled by a gate voltage like that of a regular TFET. With the assistance of dual material section, the capacity of the channel is enough obliged by passage what's more, channel capacitance enlargements and it diminishes the grouping of parameters since utmost voltage motions are decreased and the disseminating of pollution and it gives better electrostatic direction over the channel. Due to the nonappearance of dopant particles in the doping-less TFET, it is relied upon to be safe to irregular dopant vacillations. The outcomes introduced in this paper are fundamental regarding gate length, Ion/Ioff current and sub threshold slant. In any case, a critical number of the methods that are at present being concentrated to improve these estimations could similarly be used to update the execution of the DM doping less DGTFT. Our outcomes may give the motivating force to facilitate investigation of this gadget.

REFERENCES

1. F Horst, "Static noise margin analysis of 8T TFET SRAM cells using a D compact model adapted to measurement data of fabricated TFET devices", International Conference on Ultimate Integration on Silicon (EUROSOL-ULIS), pp.1-4, 2017
2. Michael Graef, Fabian Hosenfeld, Fabian Horst, Atieh Farokhnejad, Franziska Hain, Benjamin Iniguez and Alexander Kloes, "Advanced analytical modeling of double-gate Tunnel-FETs – A performance evaluation", International Journal of Solid-State Electronics, Vol. 141, pp. 31-39, 2018
3. S Ahmad, N Alam and M Hasan, "Robust TFET SRAM cell for ultra-low power IoT applications", AEU - International Journal of Electronics and Communications, Vol. 89, pp. 70-76, 2018
4. Priya, G and Balamurugan N, "New dual material double gate junctionless tunnel FET: Subthreshold modeling and simulation", AEU – International Journal of Electronics and Communications, Vol. 99, pp.130-138, 2019.
5. Graef M, Hosenfeld, F, Horst F, Farokhnejad A, Hain F, Iniguez, B and Kloes A, "Comparative numerical analysis and analytical RDF-modeling of MOSFETs and DG Tunnel-FETs", International Conference Mixed Design of Integrated Circuits and Systems. Vol.141, pp. 47-51, 2016
6. Awadhiya B, Pandey S, Nigam K and Kondekar, "PEffect of ITC's on linearity and distortion performance of Junctionless tunnel field effect transistor", International Journal of Superlattices and Microstructures, Vol. 111, pp.293-301,2017.
7. Nahid Rahman ,B P Singh ,"Static-Noise-Margin Analysis of Conventional 6T SRAMCell at 45nm Technology",International Journal of Computer Applications, Vol. 66, No.20, pp. 19-23, 2013
8. Y Taur, J Wu and J Min, "Dimensionality Dependence of TFET Performance Down to 0.1 V Supply Voltage", IEEE Transactions on Electron Devices, Vol.63, pp. 877-880,2016
9. N Bagga and S Sarkar, "An Analytical Model for Tunnel Barrier Modulation in Triple Metal Double Gate TFET", IEEE Transactions on Electron Devices, Vol.62, pp.2136-2142, 2015
10. J Franco, A Alian, A Vandooren, A Verhulst, D Linten, N Collaert and A Thean, "Intrinsic Robustness of TFET Subthreshold Swing to Interface and Oxide Traps: A Comparative PBTI Study of InGaAs TFETs and MOSFETs", IEEE Transaction on Electron Device Letters, Vol.37, pp. 1055-1058, 2016
11. S Blaeser, S Richter, S Wirths, S Trellenkamp, D Buca, Q Zhao and S "Manti, Experimental demonstration of planar SiGe on Si TFETs with counter doped pocket", International Conference on Ultimate Integration on Silicon, pp. 297-300, 2015
12. S Pradhan, V Rai and A Chakraborty, "Design of high speed and low power full adder in sub-threshold region", International Conference on Microelectronics, Computing and Communications, pp. 1-6, 2016
13. R Ambika, N Keerthana and R Srinivasan, "Realization of Silicon nanotube tunneling FET on junctionless structure using single and multiple gate workfunction", International Journal of Solid-State Electronics, Vol. 127, pp. 45-50, 2017
14. A Konar, "Carrier Transport in High Mobility InAs Nanowire Junctionless Transistors", International Journal on Nano Letters, Vol. 15, No. 3, pp. 1684-1690, 2015
15. S Tahaei, S Ghoreishi, R Yousefi and H.Aderang, "A computational study of a carbon nanotube junctionless tunneling field-effect transistor (CNT-JLTFET) based on the charge plasma concept", International Journal on Superlattices and Microstructures, Vol. 125, pp. 168-176, 2019
16. Y Chen, M Fan, V Hu, P Su and C Chuang, "Evaluation of Stability, Performance of Ultra-Low Voltage MOSFET, TFET, and Mixed TFET-MOSFET SRAM Cell with Write-Assist Circuits", IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol.4, pp.389-399, 2014
17. J Liu, M Clavel and M Hudait, "An Energy-Efficient Tensile-Strained Ge/InGaAs TFET 7T SRAM Cell Architecture for Ultralow-Voltage Applications", IEEE Transactions on Electron Devices, Vol.64, pp.2193-2200, 2017
18. M Mohammed and M Chowdhury, "Reliability and Energy Efficiency of the Tunneling Transistor-Based 6T SRAM Cell in Sub-10 nm Domain", IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 12, pp. 1829-1833, 2018.
19. Mahmood Uddin Mohammed and Masud H Chowdhury, "Reliability and Energy Efficiency of the Tunneling Transistor based 6T SRAM Cell in Sub-10nm Domain", IEEE Transactions on Circuits and Systems, pp.1-6,2018
20. Anju, Shivendra Yadav and Dheeraj Sharma, "Assessment of read and write stability for 6T SRAM cell based on charge plasma DLTFET Superlattices and Microstructures", International Journal of Superlattices and Microstructures, Vol. 115 (2018) pp.67-77, 2018
21. Manish Kumar , "Effects of Scaling on MOS Device Performance", IOSR Journal of VLSI and Signal Processing, Vol.5, No.1, PP 25-28, 2015
22. U Dutta, M Soni and M Pattanaik, "Design and Analysis of Tunnel FET for Low Power High Performance Applications", International Journal of Modern Education and Computer Science, Vol. 10, No. 1, pp. 65-73, 2018
23. S Anand and R Sarin, "Dual material gate doping-less tunnel FET with hetero gate dielectric for enhancement of analog/RF performance", Journal of Semiconductors, Vol. 38, No. 2, pp.1-7, 2017
24. E O Kane, "Zener tunneling in semiconductors." Journal of Physics and Chemistry of Solids, Vol. 12, pp. 181–188, 1959
25. William G Vandenberghe, Anne S Verhulst, Guido Groeseneken, Bart Soree and Wim Magnus, "Analytical Model for a Tunnel Field-Effect Transistor", IEEE conference on Mediterranean Electro technical conference, pp. 923-928, 2008
26. R J E Huetting, B Rajasekharan, C Salm, and J Schmitz, "Charge plasma p-n diode," IEEE transaction on Electron Device Letter, Vol. 29, No. 12, pp. 1367–1368, 2008
27. Boucart K, Ionescu A M, " Double gate tunnel FET with high-k gate dielectric" IEEE Transaction on Electron Devices, Vol. 54, No.7, pp. 1725–1733, 2007
28. Mr K Niranjana Reddy, Dr PVY Jayasree, "Low Power Process, Voltage, and Temperature (PVT) Variations Aware Improved Tunnel FET on 6T SRAM Cells", Journal on Sustainable Computing: Informatics and Systems, Vol. 21, pp. 143-153, 2019
29. S Anand and R Sarin, "Dual material gate doping-less tunnel FET with hetero gate dielectric for enhancement of analog/RF performance", Journal of Semiconductors, Vol. 38, No. 2, pp. 024001-024007, 2017.
30. L. Lattanzio, L. De Michielis, A. Biswas, A.M. Ionescu, " Abrupt switch based on internally combined Band-To-Band and Barrier Tunneling mechanisms," European Solid State Device Research Conference, pp. 353-356, 2010.

AUTHORS PROFILE



K.Niranjan Reddy received his B.E degree in Electronics &Communication Engineering from BLDEA's VP Dr PG Halakatti College of Engineering & Technology,Bijapur,Affiliated to Karnatak University,Dharwad in 1999.M.Tech Degree in VLSI System Design from Bharath Institute of Higher Education and Research, Chennai, Tamilnadu in 2005.He is currently pursuing his Ph.D degree at the Department of Electronics &Communication Engineering,GITAM University, Visakhapatnam,Andhrapradesh,India.His research interests are in the domain of Low Power VLSI Design.Currently working as Assoc. Professor, Department of Electronics &Communication Engineering in CMR Institute of Technology, Hyderabad



Dr.PVY Jayasree received her B.E degree in Electronics &Communication Engineering from College of Engineering, GITAM affiliated to Andhra University in 1989.M.E in Electronics &Communication Engineering from Andhra University,Visakhapatnam in 1999.Ph.D in Electromagnetic interference and Compatibility from JNTUK,Kakinada in 2010.Presently working as Professor&HOD,Department of Electronics &Communication Engineering,GITAM University, Visakhapatnam,Andhrapradesh,India.her research Interests are Electromagnetic interference and Compatibility, Antennas and Microwaves