

Design of New Tester Circuit for Fault Detection

Tulasi Deepala, Sarada Musala, Ramakrishna Kommu

Abstract: Fault detection plays an important role in detecting faults and helps to reduce the yield loss in manufacturing process of ICs. Due to the smaller size and process variations, IC chips become more sensitive. Thus there is a thriving necessity for fault tolerance which can be obtained by an efficient fault detection concept. In this paper, a new tester circuit is designed for fault detection using different tester circuits that are available. This design has been simulated in 180nm, 65nm CMOS technology using Cadence Virtuoso tool. By using transmission gates instead of pass transistors, the modified circuit provides full swing voltage at output.

Index Terms: Fault Detection, Fault Diagnosis, Fault Isolation, Redundancy Allocation, Tester circuit.

I. INTRODUCTION

Due to the advancement in VLSI technology, billions of transistors are fabricated on a single IC. It becomes difficult to detect the faults. So, the International Technology Roadmap of Semiconductor industries introduces a "self-repair" process as one of the specifications in coming years. In this paper, the tester circuit is modified for fault detection. Block diagram of self-repair process is shown in Fig.1. The self-repair process contains mainly four steps. In the first step, i.e., the fault detection, if a fault occurs, then the output of the tester becomes "1" and in the fault-free condition, the output of the tester becomes "0". After the fault detection, the second step is fault diagnosis, in which the location of the fault is identified and the output values of the tester toggle from "0" to "1" or "1" to "0". In fault isolation, these faulty cells are isolated. The final step is redundancy allocation, in which the faulty cells are replaced by a redundant one [1].

Fig.2 shows the system diagram of Sensor Instrumentation System-on-Chip (SOC) [2]-[4], which is a Mega gray total ionization dose radiation [5] tolerant system used as a convergence in nuclear applications. In sensor instrumentation system-on-chip, the sensors' output voltage can be amplified by eight gain instrumentation amplifiers (IAs). To digitalize the output of IAs, there are eight delta-sigma ADCs, a clock reference, and voltage reference. The on-chip silicon

temperature sensor and thermocouple are used to monitor/control the temperature of SOC.




Fig. 1 Self repair process [1]




Fig. 2 Sensor instrumentation SOC system diagram [1]

There are different techniques that are used to enhance the constancy of the sensor instrumentation SOC. A new radiation tolerant delta sigma (ADC) i.e., analog-to-digital-converter was proposed. In this paper, the existing tester architecture is modified to enhance the constancy [6] of sensor instrumentation SOC in crude environments [7]-[9].




Fig. 3 Multiplexer using Transmission gates [1]

The 2-to-1 multiplexer with its truth table is shown in Fig.3. The multiplexer is designed by using transmission gates which is used to prefer the desired channel. Here transmission gates are preferred because CMOS gates should be biased to work properly which increases power consumption.

Revised Manuscript Received on 30 May 2019.

* Correspondence Author

Tulasi Deepala*, ECE, Vignan's Foundation for Science, Technology & Research, Deemed to be university, Guntur, A.P, India.

Sarada Musala, ECE, Vignan's Foundation for Science, Technology & Research, Deemed to be university, Guntur, A.P, India.

Ramakrishna Kommu, ECE, Vignan's Foundation for Science, Technology & Research, Deemed to be university, Guntur, A.P, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

II. EXISTING TESTER CIRCUITS

To test the functionality of functional unit the tester unit is used i.e. 2-to-1 multiplexer. In this the tester unit consists of a logic unit to get the desired value and a comparator to compare actual output values with the desired values. Here four different tester architectures with their truth tables are given in Fig.4. The tester units consist of the multiplexer designed using transmission gates and pass transistors. In the tester circuits, “in1,” “in2,” “in3” are the inputs to logic unit and “out1” is the input of the comparator. Here the output of the logic unit and the input of the comparator are compared to get the output. The desired values are compared with actual values to get “output” which is output of tester unit. In this tester circuit the logic unit operation is carried out like the basic 2-to-1 multiplexer which is shown in Fig.3.




Fig. 4 (d) Tester #4

Fig. 4 Different tester architectures with truth tables [1] The Tester#3 and Tester#4 are appropriate multiplexers which consists of two inputs instead of three by providing 75% accuracy.




Fig. 4 (a) Tester #1

In Tester#1 the logic unit is designed by using transmission gates which provides 100% accuracy in functional unit testing. In Tester#2, the logic unit is designed using pass transistors which provides accuracy as similar to the Tester#1.




Fig. 4 (b) Tester #2




Fig. 4 (c) Tester #3

III. MODIFIED TESTER CIRCUIT

The Modified tester circuit with its truth table is shown in Fig.5. In this “in1,” “in2,” “in3” are the inputs of the logic unit. “out1” is the input of the comparator and “output” is the output of the tester unit. Due to the worst output voltage swing shown in Fig.6, the existing tester circuit (Tester#1) shown in Fig.4 is modified by replacing the two transistors at the comparator with transmission gates which is shown in Fig.5.




Fig. 5 Modified Tester circuit with truth table

In existing tester circuit i.e. Tester#1 the full output voltage swing occurs only at 0111,1000,1001,1011 and in Tester#2 the full output voltage swing occurs at 1001,1010,1011. In the Tester#3 the full output voltage swing occurs at 101,100 and in Tester#4 the full output voltage swing occurs at 111. The advantage of the modified design gets the full output voltage swing at all the values shown in Fig.10.

IV. SIMULATION RESULTS

The results of the modified tester circuit are simulated in 180 nm, 65nm CMOS technology using cadence virtuoso tool.






Fig. 6 Transient response of Tester#1

Fig.6 shows the transient response of existing Tester#1 simulated in 180nm, 65nm CMOS technology with 1.8 V, 0.65V power supply and 20 mV input voltage and have 100% accuracy in fault detection.




Fig. 7 Transient response of Tester#2

Fig.7 shows the transient response of the existing Tester#2 circuit simulated in 180nm, 65nm CMOS technology by applying 1.8 V, 0.65V power supply and 20 mV input voltage and 100% accuracy in fault detection.



Fig.8 Transient response of Tester#3

Fig.8 shows the transient response of existing Tester#3 circuit simulated in 180nm, 65nm CMOS technology by applying 1.8 V, 0.65V power supply and 20 mV input voltage and 75% accuracy in fault detection.




Fig. 9 Transient response of Tester#4

Fig.9 shows the transient response of existing Tester#4 simulated in 180nm, 65nm CMOS technology by applying 1.8 V, 0.65V power supply and 20 mV input voltage and 75% accuracy in fault detection.

Fig.10 shows the transient response of modified tester circuit simulated in 180nm, 65nm technology with 1.8 V, 0.65V power supply and 20 mV input voltage and 100% accuracy in fault detection.




Fig. 10 Transient response of modified tester circuit

TABLE I

TESTERS	1.8V	1.6V	1.4V	1.2V	1V
Tester# 1 [1]	5.29E-04	5.29E-04	5.29E-04	9.17E-06	9.17E-06
Tester# 2 [1]	5.06E-01	5.07E-01	5.16E-01	5.17E-01	5.15E-01
Tester# 3 [1]	9.35E-04	9.45E-04	9.63E-04	9.62E-04	9.65E-04
Tester# 4 [1]	9.95E-04	9.96E-04	9.97E-04	9.98E-04	9.98E-04
Modified Tester	5.30E-04	5.30E-04	4.90E-04	5.30E-04	5.30E-04

Numerical results of Delay(ms) in 180nm technology

TABLE II

Numerical results of Power in 180nm technology

TESTERS	1.8V	1.6V	1.4V	1.2V	1V
Tester# 1 [1]	418.04 uw	409.35 uw	400.09 uw	406.37 uw	417.30 uw
Tester# 2 [1]	362.61 uw	271.71 uw	214.56 uw	214.67 uw	214.67 uw
Tester# 3 [1]	232.51 uw	406.35 nw	417.32 uw	417.40 uw	417.38 nw
Tester# 4 [1]	315.23 uw	235.11 uw	266.98 uw	312.16 uw	367.28 uw
Modified Tester	364.69 uw	363.82 uw	392.09 uw	364.44 uw	34.464 uw

Design of New Tester Circuit for Fault Detection

TABLE III

TESTERS	DELAY (ms)	POWER (W)
Tester#1 [1]	0.01	7.70E-07
Tester#2 [1]	0.01	3.88E-07
Tester#3 [1]	0.05	7.73E-07
Tester#4 [1]	0.07	5.23E-07
Modified tester	0.015	7.69E-07

Numerical results of Delay and Power in 65nm technology

The simulation results of modified tester architecture are 530.0e-6 delay and 364.693uw power shown in Table 1. Fig.12, Fig.13 shown graphical representation of the existing and modified tester circuits.

V. CONCLUSION

In this paper, the design of new tester architecture for fault detection has been proposed. For different tester circuits the output voltage swing is poor so, the modified structure provides full output voltage swing compared to existing circuits. The power and delay values are calculated in 180nm, 65nm technology shown in table I, table II.

REFERENCES

1. Hamed Zandervakili and Ali Mahani, "A New ASIC Structure with Self-Repair Capability Using Field Programmable Nano wire Interconnect Architecture .1063-8210 ,IEEE Transactions on Very Large Scale Integration (VLSI) Systems Year: 2018 Volume: 26 , Issue: 11
2. L. Sterpone and M. Violante, "A new reliability-oriented place and route algorithm for SRAM-based FPGAs," IEEE Trans. Comput., vol. 55, no. 6, pp. 732–744, Jun.2006.
3. J. Verbeeck, M. Van Uffelen, M. Steyaert, and P. Leroux, "Conceptual design of a MGy tolerant integrated signal conditioning circuit in 130nm and 700nm CMOS," J. Instrum., vol. 7, no. 1, p. C01017, 2012.
4. J. Verbeeck, M. Van Uffelen, M. Steyaert, and P.Leroux, "17 bit 4.35 mW 1 kHz delta sigma ADC and256-to-1 multiplexer for remote handling instrumentation equipment," Fusion Eng. Des.,vol. 88, nos. 9–10, pp. 1942–1946, 2013.
5. P. Leroux et al., "Design of a MGy radiation tolerant resolver-to-digital convertor IC for remotely operated maintenance in harsh environments," Fusion Eng. Des., vol. 89, nos. 9–10, pp. 2314–2319, Oct. 2014.
6. S. Mitra, W.-J. Huang, N. R. Saxena, S.-Y. Yu, and E. J. McCluskey, "Reconfigurable architecture for autonomous self-repair," IEEE Des. Test Comput., vol. 21, no. 3, pp. 228–240, May/June. 2004.
7. R. H. Maurer, M. E. Fraeman, M. N. Martin, and D. R. Roth, "Harsh environments: Space radiation environment, effects, and mitigation," Johns Hopkins APL Tech. Dig., vol. 28, no. 1, pp. 17–29, 2008.
8. F. Faccio, "Radiation effects in the electronics for CMS," Slide, Cern, 2001.

9. MAGICS.(2018).Integrated Circuits and Systems for Harsh Environments. Accessed: Jul.20.2018.[online]. Available: [https://www.magics .tech](https://www.magics.tech).

AUTHORS PROFILE



Tulasi Deepala was born in Macherla, Guntur Dist., A.P, India, in 1995. She received the B.Tech degree in Electronics and Communication Engineering from Sri Mittapalli College Of Engineering - 522213, Guntur, affiliated to Jawaharlal Nehru Technological University, Kakinada, India, in 2017. She is currently pursuing her M.Tech degree in VLSI Design from Vignan's Foundation for Science, Technology and Research (Deemed to be University), Vadlamudi, A.P, India in 2017-2019. Her research main interest aims at VLSI design, and Digital IC Design.



Sarada Musala (St-M'12) was born in Chebrolu, Guntur (Dist), Andhra Pradesh, India. She received the B.Tech degree in Electronics and Communication Engineering from Vignan's Engineering College, Guntur in 2004 (affiliated to J.N.T Uni., Hyderabad), M.Tech, degree in Embedded Systems from Vignan's Engineering College, Guntur in 2009 (affiliated to J.N.T Uni., Kakinada) and Ph.D. degree from Vignan's Foundation for Science, Technology and Research (Deemed to be University), Guntur, in 2018. At present, she is working as an Associate Professor of Electronics and Communication Engineering, Vignan's Foundation for Science, Technology and Research (Deemed to be University). She has 12 years of teaching experience in the Department of Electronics and Communication Engineering, VFSTR University.



RamaKrishna Kommu was born in Tiruvuru, Krishna ,A.P,India,in 1988.He received the B.Tech degree in Electronics and Communication Engineering from Sri Sarathi Institute of Engineering and Technology college,Nuzvid-521201 affiliated to J.N.T Uni., Kakinada in 2009, M.Tech, degree in VLSI Design & Embedded Systems from VR Siddhartha Engineering College, Vijayawada affiliated to J.N.T Uni., Kakinada, India in 2014.He is currently working as an Assistant Professor , of Electronics and Communication Engineering, Vignan's Foundation for Science, Technology and Research (Deemed to be University).He has 3 years of teaching experience in Electronics and Communication Engineering. His area of interest is VLSI Design.