Area and Power Budget Estimation of Hierarchical Network Topology in Comparison with 2D Mesh Topology for NOCs and its Design and Implementation Oriented Overview

Kulkarni Rashmi Manik, S Arulselvi, B Karthik

Abstract: Today’s IC (Integrated Circuit) fabrication technology allows us, integration of billions of transistors on a single chip. The trend in design of SoCs (System-On-Chips) for mobile phones as well as high end servers is to integrate multiple processor cores with other peripheral cores for achieving higher performance. The other cores integrated along with processor cores are generally, graphics processing units, memory controllers, encryption/decryption cores, special functional units, accelerators and various types of interface controllers. As the number of processor cores (as a masters) increase beyond 16, the bus-based architecture poses bottleneck to overall performance. The network-on-chip based interconnects topology (using packet switching) promises higher performance for complex multi-core SoCs. The NoC (network-on-chip) interconnect design involves design of (a) network adaption logic for all cores, (b) on chip routers and (c) topology. The various network topologies have been proposed and analyzed for NoC. The problem of arriving at perfect Network topology and efficient router architecture for integrating 64 cores has been analyzed in this research work. As the low power SoC architectures are gaining importance, the reduction in power budget for NoC gains more attention of researchers. The power-wise exploration of topology with NoC power estimation tool can help in achieving low power targets. The proposed Modular Network Topology is compared with 2-D (Two Dimension) mesh topology. Standard Orion3 tool is used for estimating router power and area considering 45nm and 65nm technologies. Results are encouraging and better in performance than regular 2-D mesh topology. In this research article, we tried to give thought for gate level design and implementation of NOC. For that, we considered 64 processing elements connected with hierarchical networking topology. With implementation of GALS, feasibility study is carried out. Mainly we concentrated on cross bar router design which is a basic element of NOC.

Index Terms: Network on Chip (NoC), Network Topology, System-on-chip (SoC), Integrated Circuit (IC), ASM (Algorithmic State Machine), GALS (Globally Asynchronous Locally Synchronous), and NIC (Network Interface Component).

I. INTRODUCTION

The complexity of mobile application processor demands integration of many processor cores and other cores in to a single chip. The overall performance of an application processor depends not only on number of processing cores but the way in which all cores are interconnected. An efficient interconnects topology and router will impact on the performance of IC. Interconnects based on bus-based architecture do not provide desired performance. Network-on-chip (using packet switching protocol) has proven to be the only solution for better performance. Different network topologies have been proposed in earlier research work. The simple 2-D Mesh, spidergon [4] are common topology. Other topology like, square- octagon interconnects are in [1]. Binary tree, fat tree and mesh have been proposed [5]. Ran Manevich in [2] compared the hierarchical topology issues with 2-D mesh for suitability for many core architectures. The Quarc topology comparison with Spidergon is given in [3]. In [6] 2-D mesh topology with hierarchy is suggested. A central router for 64 ports is analyzed in [7]. In [8] the comparison of topologies is presented for 16 nodes. In our research paper, a new hierarchical network topology is proposed and same is compared with regular 2D mesh topology. The proposed topology and it’s router are validated by using Orion3 analysis tool. The proposed topology is for interconnecting 64 cores. With suitable modification in the router, it can be adopted for interconnecting 100 cores or 144 cores. In the section 2, a basic router details are presented. Network topology for 64 cores is explained in section 3. Packet routing is explained in section 4. Comparison of 2D mesh and proposed topology (power and area wise, using Orion3 [9]tool) is presented in section 5. Implementation overview is given in section 6. The conclusion and extending topology for more number of cores is briefed in section 7.

II. INSIDE BASE ROUTER

Architecture of base router (BR) having 9 ports is shown in Fig. 1. The eight ports are connected to 8 processor/peripheral cores through network interface adapters and ninth port is for connecting to central-router (CR).
The all ports are bidirectional and packets can be routed from a port to any other port. The router supports 128-bit flit size for all ports and has buffers at input and output of all ports. Each port supports four virtual channels. Each buffer can accommodate four flits. Router has internal cross-bar switch and arbiter. Cross-bar switch is for routing packets from input port to appropriate output port. Arbiter resolves contention of packets from different input ports to the same output port.

**III. NETWORK TOPOLOGY FOR 64 CORES**

A Base Router interconnecting 8 processor cores is shown in Fig. 2. It forms a cluster. Each processor core has unique address for identification. The proposed network topology connecting 64 processor cores is shown in Fig. 3. The topology uses 8 numbers of base routers. The port 9 from each router is connected to central router. The central router (CR) has eight ports (Fig. 3). The router complexity in terms of area when implemented in 45 nm and 65 nm technology is estimated using Orion3 Tool.

Each Base Router has unique identification number ranging from 0 to 7 and each processor core has unique address ranging from 0 to 63. Base router 0 forms a cluster of 8 processor cores with address 0 to 7. Base router 1 forms a cluster of next 8 processor cores with address 8 to 15, and so on. The topology has eight clusters of eight processors having a base router in each cluster. The eight base routers are connected to a central router CR as shown in Fig. 3.

**IV. PACKET ROUTING**

Each processor core has unique address assigned from 0 to 63. The processor cores having addresses 0 to 7 are connected to base router BR0. The processor cores having addresses 8 to 15 are connected to base router BR1. Table I show complete connectivity of base routers and processor cores.

The packets from source to destination are routed through Base Router and Central Router depending on the address of source and destination. Each base router has list of addresses of the processor cores connected to it. If destination address is within cluster, packet takes one hop to reach the destination. If destination address is not in base router’s list, packet is forwarded to central router. The CR routes packet to appropriate base router depending on destination. The packet routed through CR takes three hops to reach the destination (BR - CR - BR).

**V. ROUTER AREA AND POWER COMPARISON WITH 2D MESH**

The Orion3 tool is used for estimating area and power for Base and Central Router. It is then compared with 2-D Mesh router. In the 2D Mesh topology total 64 routers are required for connecting 64 processor cores and each router needs to have five ports.
The other router parameters such as input buffer size, output buffer size, number of virtual channels etc are kept same as per the 2-D mesh topology. Technology node of 65nm and 45 nm is used for generating the area and power values for operating frequencies from 100 MHz to 1 GHz in steps of 100 MHz. The number of input buffers and output buffers are set to 4 each and flit width is set to 128-bit. The area for 64 routers in 2-D mesh is estimated with Orion3. Similarly by configuring number of input ports and output ports in Orion3, the area for Base Router and Central Router is estimated and total area is calculated for proposed complete topology. Table II compares the proposed topology and a 2-D Mesh topology:-

The estimated power is compared at different frequencies for 45nm and 65nm technology as shown in Table. III and Table IV.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>2-D Mesh Topology</th>
<th>Proposed Modular Topology</th>
</tr>
</thead>
<tbody>
<tr>
<td>Routers required for connecting 64x64</td>
<td>64 routers, each having 5 inputs</td>
<td>8 basic Routers each having 9 inputs and 1 Central router having 8 inputs</td>
</tr>
<tr>
<td>Maximum hops from source to destination</td>
<td>14</td>
<td>3</td>
</tr>
<tr>
<td>Router Area at 45 nm in sq micron</td>
<td>7635.5</td>
<td>1556.0</td>
</tr>
<tr>
<td>Router Area at 65 nm in sq micron</td>
<td>4916.400</td>
<td>1877.963.0</td>
</tr>
</tbody>
</table>

Table II: Comparison of Proposed Topology and 2-D Mesh Topology

<table>
<thead>
<tr>
<th>Topology</th>
<th>2-D Mesh</th>
<th>Proposed Topology</th>
</tr>
</thead>
<tbody>
<tr>
<td>Freq. MHz</td>
<td>One Router power in mW</td>
<td>Total Power in mW</td>
</tr>
<tr>
<td>100</td>
<td>122.7</td>
<td>785.28</td>
</tr>
<tr>
<td>200</td>
<td>127.8</td>
<td>817.92</td>
</tr>
<tr>
<td>300</td>
<td>133.0</td>
<td>831.2</td>
</tr>
<tr>
<td>400</td>
<td>138.1</td>
<td>883.84</td>
</tr>
<tr>
<td>500</td>
<td>143.3</td>
<td>917.12</td>
</tr>
<tr>
<td>600</td>
<td>148.4</td>
<td>949.73</td>
</tr>
<tr>
<td>700</td>
<td>153.6</td>
<td>983.54</td>
</tr>
<tr>
<td>800</td>
<td>158.7</td>
<td>1015.68</td>
</tr>
<tr>
<td>900</td>
<td>163.9</td>
<td>1048.96</td>
</tr>
<tr>
<td>1000</td>
<td>169.1</td>
<td>1082.24</td>
</tr>
</tbody>
</table>

Table III: Power Comparison at 45nm

VI. DESIGN AND IMPLEMENTATION ORIENTED OVERVIEW

Heart of NOC or main component of NOC is router or cross bar switch. For implementation of NOC, design of router is important. Fig. 1 shows basic router, however for design purpose, we have taken reduced version of it. Following subsections describe abstract level design and pseudo-code for the same.

A. Basic Architecture

Basic architecture of complete system, integrating 64 processing elements:- In Fig. 4 it is explained that, how processing elements, summing processing elements and super summing processing elements are connected with the help of NOC.

B. Router Design - Block-wise

Crossbar switch/router design - Input, output buffers and arbiter (control unit):-

Fig.4. Architecture of complete system, integrating 64 PEs

Published By:
Blue Eyes Intelligence Engineering & Sciences Publication

Retrieval Number: F2145037619/19©BEIESP
To start with simplest and basic design, Fig. 5 shows simple router with input, output buffers and control unit. Input buffer is of only one flit size and output buffer is of one complete data packet size. Input buffer will store only currently received flit, however output buffer will keep on receiving flits from input buffer for whole data packet. Simple router is designed for routing only one data packet at a time. Control unit will route data appropriately as specified in destination.

Fig. 5. Crossbar switch/router design – I

C. Router Design - In Detail

Crossbar switch/router design – super multiplexer, super demultiplexer and arbiter: Cross bar switch is at the heart of NOC. It does the job of packet routing. Crossbar switch is divided in to two basic parts, i.e. cross bar switch itself and arbiter. In the research article, we will call arbiter as a control unit. Looking at the basic function of cross bar switch, it is designed with super multiplexer and super demultiplexer. See Fig. 6.

Basic functioning of multiplexer is resolving multiple signal lines into one. Here, it is required to resolve multiple ports instead of single line. Therefore design is evolved as super multiplexer, resolving multiple ports into one port. This port becomes input to the super demultiplexer. Super Demultiplexer does opposite job i.e. resolving one port into multiple ports.

Fig. 6. Crossbar switch/router design – II

Control unit decides which port should be connected to the output of the super multiplexer, depending on source. Here, source is router or processing element from which data packets are going to arrive at the cross bar switch. Next job of control unit is to decide output of super demultiplexer, depending on destination. Here, again destination is next router where data packet should go. Control unit of every crossbar switch have handshake signals (write_bar, read_bar and Ack) to implement GALS. Every crossbar switch and processing element will have separate clock and they will synchronized globally through handshake signals. With GALS, we need not have to distribute single clock across entire chip. This gives more robust and feasible design. Control unit is a priority encoder with fixed priority policy of NOC.

D. ASM Chart

ASM chart for router - This chart shows how router will work for every clock cycle, depending on work phase or flag settings. See fig. 7 and 8.
Router will work in three phases- 1. Accept packet header from previous router/PE. 2. Accept data flits and store them in output buffer. 3. Route received data packet to next appropriate router/PE as specified in the header. Every clock cycle one data byte will be received or transmitted. Since this globally asynchronous and locally synchronous NOC, if data byte reception or transmission is not successful through handshake signals router will introduce wait states until job is done.

E. Pseudo Code

Pseudo code for router - Pseudo code gives idea about how router architecture can be implemented using Verilog. It is included as Fig. 9 in this research article.

F. Interface Diagram

Interface between PE-router and router-router - In this NOC architecture, every NOC interface will carry two signals, i.e. actual data and handshake signals. Handshake signals will synchronize globally asynchronous devices in NOC. In interface between processing element and router, Network Interface Component (NIC) will have two parts, interface signals and corresponding software component. Interface signals again are divided into two parts i.e. 8 bit data bus and handshake signals. Processor will have two ports dedicated for these signals, data and control signals. Software component will control these ports and communication between router and PE. See Fig. 10and 11. In interface between two routers, NIC software component is absent, as every thing is controlled by hardware in router.

G. Initialization of NOC

Initialization and Task Distribution in NOC - Static distribution of tasks is always simple, robust and less complex as compared to dynamic distribution. Here, in this research article, as a beginner, lets consider static distribution of tasks. Network start up will be as follows:-

- Reset signal will restart and synchronize (task wise) all routers and processing elements.
- Network start up program in PE will look for task download from summing PE.
- Once task distribution is done for all PEs, data distribution can be done as and when required or repeatedly.
- If task is complete, results will be uploaded to summing PE through NOC.
- Summing PE will have task distribution, data distribution and summing mode.
- Super summing PE will allot tasks to summing PE and summing PE will distribute tasks to leaf PEs through routers 1 to 8.
- Complete program will be stored in main memory. Later, it will be copied to local memories of individual PEs.
- Super summing PE will give us final result out of all tasks distributed.
Final results/reports will be stored in main memory by super summing PE.

In this design, router is just another I/O device for PE. Policies for writing software for multiple PEs connected with NOC

Looking at the NOC architecture proposed here, following policies will give best results:-

- Divide total task into small granular tasks
- Maximum communication should be between leaf PEs and summing PEs
- Communication between leaf PEs should be minimum
- Static distribution of tasks is better than dynamic task distribution
- Clear identification every software interface is must.
- Further study of software interfaces, network traffic, locality of data distribution, efficient use of resources, energy modelling can be done as bench-marking.

In this research article, we looked for simple basic design. This can be further upgraded for smart energy distribution. Dynamic task distribution can be done for complex software.

Networking priorities can be reshuffled intelligently.

Presently it is virtual cut through network, it can be upgraded to warm hole routing.

Topology proposed here, is best suited for multiple PE NOC,

however one can go for further complex hybrid topology, like spidergon + fat tree + Hierarchical

Here single arbiter is included; one can go for parallel arbitration for fast and heavy traffic. See Fig. 12.

**H. Algorithm for NIC in PE**

- Look for task download from summing PE
- Store task in local memory.
- Complete the task.
- Store results/report in local memory.
- Look for result/report upload to summing PE.
- Once data upload complete, look for next task download or data download.
- If it is just data download, complete processing as previous task.
- If it is task download, replace previous task for further data processing.
VII. CONCLUSION

Proposed topology is estimated to have lower power and less area as compared to 2-D Mesh topology. Estimated power for proposed topology, at 45nm is around 37% of 2-D Mesh topology and at 65nm is around 28% of 2-D Mesh topology. In Fig. 13, power comparison at 45nm technology between proposed router topology and 2-D Mesh topology at different frequencies is shown. Fig. 14, power comparison at 65nm technology between proposed router topology and 2-D Mesh topology at different frequencies is shown. Fig. 15 illustrates area comparison. Proposed topology is well suited for multi-core SoC for low power application. Area required for routers in proposed topology is 38% of area required for 2-D mesh topology. Maximum number of hops required for packet routing in proposed topology is 3 compared to 14 in 2-D mesh. Proposed topology is upward scalable to interconnect 100 cores or 144 cores. For the expansion of 100 core, base router will connect to 10 cores and for 144, base router will connect to 12 cores.

Design and Implementation oriented overview gives gross level idea about how NOC can be implemented. In this section it shown that 64 PEs can be connected efficiently with hierarchical topology. ASM chart and pseudo code are given in support of proposed topology.

ACKNOWLEDGEMENT

We would like to thank Bharath University for encouraging us to write this research article. Orion 3 simulator is perfect tool for estimating power and area budget of the topology. We thank Mr. Anil Terkar, Scientist, D.R.D.O. for his valuable help and guidance.

REFERENCES

5. Giovannini De Michel, Luca Benini, “Network On Chips”, Morgan Koufmann
8. A Q Ansari, M R Ansari, M A Khan, “Performances Evaluation of Various Parameters of Network-On-Chip (NoC) for Different Topologies”, IEEE 2015 India Conference