

person is about 120dB and 60 dB for hearing loss person it may vary from person to person. Using of non-linear DAC in feedback takes advantage of trade-off between Dynamic Range and distortion. The architecture of Sigma-Delta ADC using non-linear DAC is shown in Fig.2




Fig.2 2nd order Sigma-Delta ADC using non-linear DAC

The non-linear DAC is implemented using a switched capacitor circuit. Due to non-linear characteristics of DAC, the signal from ADC is distorted which is corrected by a digital lookup table. The non-linear character sticks of DAC also reduce quantization noise power for small input signals, as a result Dynamic range is increased [5] which is not the case with linear DAC. Reduction in noise power improves SNDR.

This type of ADC can be used in hearing aid applications. Compared with previous method [1] SNDR is increased but power consumption is increased.

Incremental 3rd order Sigma-Delta ADC

Multi-channel biosensor applications need low power and high SNDR, ADCs. Incremental Sigma Delta ADC are attractive for medium-to-high resolution applications. Limitation of Incremental Sigma Delta ADC when compared with conventional Sigma Delta ADC is low SNDR at very low Over Sampling Ratio (OSR).

In this circuit an 3rd order incremental Sigma-Delta ADC is used as shown in Fig. 3. This structure is more useful in Bio-sensing applications. This circuit uses CIFF configuration to minimize the degradation of performance. As the name indicates 3rd order it use three integrators, the first integrator uses telescopic structure to lower the noise where as second and third uses folded cascode for marginal increment of signal swing [6].

This type of ADC can be used in multi channel applications. The main drawback of this method is power consumption is more when compared with circuits [1], [5] with an improvement in SNDR.

VCO based Sigma-Delta ADC

This circuit is used in voice recognition applications. Time domain encoding is employed as an alternative for voltage or current encoding. In this circuit a sigma-delta ADC is implemented without an operational amplifier. An operational amplifier is replaced with a VCO and additional digital circuitry [7] which operates as time domain integrator. Single-bit or Multi-bit [8] can be used in interconnection of integrator stages. A single-bit interconnection is compatible for MEMS microphone.




Fig. 3 3rd order Incremental Sigma-Delta ADC

This configuration can be used in low sensing applications. The VCO based sigma-delta modulator consists of two single-ended branches which are configured as pseudo differential architecture as shown in Fig. 4. This architecture confines the level of distortion within acceptable range without any linearity correction.




Fig. 4 Pseudo differential 2nd order VCO based Sigma-Delta ADC

The main drawback of this method is power consumption is more when compared with circuits [1], [5], [6] with an improvement in SNDR.

Incremental Sigma-Delta ADC

This circuit is used in Multi-Site Neural Recording systems. An 2nd order CT incremental Delta sigma ADC proposed in is shown in Fig. 5 is having some passive components which occupy large area on the IC. Fig. 5 shows that it contains two amplifier stages.

In this circuit area optimization techniques are employed in different blocks such as feed forward path from first modulator to input of second modulator and in feedback DAC. Looking in to the circuit R₂ and C_{ff} offers large resistance. To reduce the resistance R₂ is spitted into R_{2a} and R_{2b}.




Fig.5 2nd Order incremental Sigma-Delta ADC



Before splitting the current is given by

From the analysis the initial and final values of R_{ff} and R_2 reduced by 45%[5]. Another component in the circuit is feedback DAC, its area is optimized by using current steering circuit.

This type of ADC can be used in neural recording applications. This circuit consumes less power than [3], [4] and has more SNDR when compared with circuits [1], [5], [6], [7], [9] ADC.

F. Chopped CT Sigma-Delta ADC

This circuit uses CCIA shown in Fig. 6. This structure is more useful in neural recordings [10]. To reduce the power consumption an Gm-C integrator is employed. Open loop structure of Gm-C integrator increases non linearity. A source degeneration circuit is used to overcome the linearity problem. Taking the advantage of low power Gm-C, adding source degeneration will not increase the power consumption of overall circuit.




Fig. 6 Chopped CT Sigma-Delta ADC

This type of ADC can be used in applications where low power and high SNDR are required such as neural recordings, EEG. Compared with [1], [5], [6], [7], [9] this circuit has SNDR of 93.5dB.

III. COMPARISION RESULTS

Table.1 summarizes the performance of different circuits. It shows that Chopped Sigma-Delta ADC is having highest SNDR when compared with remaining circuits.

TABLE I. COMPARISION RESULTS

	[1]	[5]	[11]	[12]	[15]	[16]
Type	DT	CT	CT	CT	CT	CT
Band Width f_b in (KHz)	10	-	2	20	10	5
Sampling Frequency f_s in (mhz)	-	1.25	0.320	20	2.56	-
SNDR(dB)	55.2	61.5	64	69.6	70.8	93.5
Dynamic Range(dB)	-	-	68.2	93.5	77.6	-
Power (μ W)	0.11	14	96	280	16.6	4.5
Supply Voltage (V)	0.6	1.2	1.6	1.8	1.8	1.2
Process(μ m)	0.18	0.13	0.15	0.13	0.18	0.04
Ares(mm^2)	-	-	1.02	0.02	0.0045	0.035
FOM(dB)	11	172.2	18.5	172	165.4	184

IV. CONCLUSION

Review of different *Sigma-Delta ADC's* in regard to low power, high SNDR applications are discussed in this paper. This paper brings an idea how sigma-delta ADC's are suitable in different biomedical applications

REFERENCES

1. M.Rezaei, E. Maghsoudloo, M. Sawan, B. Gosselin "A 110-nW In-channel Sigma-Delta converter for large scale neural recording implants" 38th Annual International Conference of the IEEE Engineering in medical and Biology Society, pp. 5741-5744, 2016
2. B. Gosselin, A.E. Ayoub, J. F. Roy, M. Sawan, F.e Lepore, A. Chaudhuri and D. Guittou, "A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction," IEEE Trans. On Biomedical Circuits and Systems, vol. 3, pp. 129-141, 2009.
3. https://en.wikipedia.org/wiki/Noise_shaping
4. L. A. Williams, B. A. Wooley, "A Third order Sigma-Delta modulator with extended dynamic range", IEEE Journal for Solid State Circuits, vol. 29, pp. 193-201, 1994.
5. Jose R. Custodio, Joao Goes, Nuno Paulino, Joao P. Oliveira, Erik Bruun, "A 1.2-V 165- μ W 0.29- mm^2 Multibit Sigma-Delta ADC for Hearing Aids Using Nonlinear DACs and with over91dB Dynamic-Range" IEEE Transactions on Biomedical Circuit and Systems, vol:7,
6. Julian Garcia, Saul Rodriguez, Ana Rusa, "A Low Power CT Incremental 3rd order Sigma Delta ADC for Biosensor Applications", IEEE Transactions on Circuits and Systems, vol. 60, year 2013.
7. Fernando Cardes, Eric Gutierrez, "0.04 mm^2 103dB - A dynamic Range Second Order VCO based Audio Sigma Delta ADC in 0.13 μm CMOS", IEEE Journal of Solid State Circuits, year 2018
8. A. Babaie-Fishani and P. Rombouts, "A mostly digital VCO-based CT-SDM with third-order noise shaping," IEEE J. Solid-State Circuits, vol. 52, no. 8, pp. 2141-2153, Aug. 2017.
9. Boyu shui, Matthias Kuhl, Yiannos Manoil, "A 70.8dB 0.0045 mm^2 Low Power Continuous Time Incremental Sigma Delta Modulator for Multi-Site Neural Recording Interface", IEEE International Symposium on Ciruits and Systems, 2018
10. Hariprasad Chandrakumar, Dejan Markovic, "A 15.2 ENOB 5KHz BW 4.5 μ W chopped CT Sigma-Delta ADC for Artifact Tolerant Neural Recording Front End."IEEE Journal of solid State Circuits, 2018.