An Advanced Multiplier less Prediction Scheme based on Discrete Wavelet Transformation Approach for Image Analysis

Raja Krishnamoorthy, P.T. Kalaivaani, A.S. Reddy

Abstract--- In Low power VLSI design, the significance of the lifting scheme is enhanced nowadays due to high throughput. The concept of lifting scheme is mainly based on spatial domain technique and split, predict, and update the three different steps associated with the system. Data compression, Signal transmitting algorithm, information translation, weather forecasting, processing the audio signal, and the primary work using the Discrete Wavelet Transform (DWT). In very few applications, need to concentrate on scalability and degradations before developing the core concept in it. In this project, an efficient Multiplier less predict and update the structure for lift up based DWT. This proposed method is to reduce the complexity in Multiplier based lifting architecture. Even though, the architecture is less efficient in area requirement is compared to conventional lifting based method. Our work presents a Multiplier less structure which is better when compared to traditional convolution and lifting based DWT architecture. The design reduces the power, some transistors, and a critical path. The proposed model incorporates a pipelining architecture by which the speed can be improved. It predict and update blocks are implemented using adder and shifter for the proposed method. The proposed method is described using Quartos II 9.1 software. The proposed circuit improves power by 56% ofthis system.

Keywords--- Discrete Wavelet Transform (DWT), Low Pass Filter, Efficient Multiplier-Less.

I. INTRODUCTION

Discrete wavelet transform (DWT) is a technique, and it gives another method for signal processing and breaks a discrete signal in the time area by utilizing the contracted and translated variants of a single operation. The DWT is the intensity of computationally and the high majority of its application request on real time operations. One method for accomplishing rapid execution is to utilize the quick computational calculation in a broadly used computer. Another path is to abuse the parallelism inalienable in the computation for simultaneous processing by an arrangement of the parallel processor. But, it doesn't financially utilize a universally useful PC for a particular application [1]. The two-dimensional symmetrical wavelet transform is turned out to be a highly useful tool for image analysis. Specifically, the four-coefficient Daubechies wavelet change has unique spatial and ghastly region, properties which make it exceptionally helpful in picture compression[2]. The wavelet transforms as a deterioration of a signal in the time-scale plane. There are a couple of sorts of wavelet transform depending upon the signals nature[3].Architectures range from Single instruction, multiple data(SIMD)line of the folded designs, for instance, systolic displays and parallel channels. The SIMD bunches have a size that is concerning that of the data plan and are perfect concerning time[4].

The semi-systolic line shows a superior execution of the convolution capacity of DWT[5]. A new ‘running' (online) algorithm for the DWT, which is a variation of the Recursive Pyramid Algorithm (RPA) [6].The QMF problem purely as a signal processing problem. The exact signal characteristics and the nature of the application are not given any emphasis [7]. The discrete-time filters banks have very much considered and broadly utilized in the signal handling field. This signal investigation blend device has discovered the more significant part of its applications in discourse handling and coding, picture video preparing and coding, and machine vision[8][9].JPEG2000 is another standard for still picture compression. It is being intended to address the requirement for compress and functionalities for even picture application, similar to web, copy, remote detecting [10].Discrete Wavelet Transform (DWT) is a system it gives a new technique to process the signal and breaks down a discrete signal in the time-space by utilizing widened/contracted and interpreted variants of a single operation [11]. The VLSI architecture that used three-stage pipeline design to decrease the fundamental way and dormancy of discrete wavelet filter. Notwithstanding, its structure can manage a 5/3 whole number point filter, so it is restricted in its application [12]. *DWT*is progressively getting to be mainstream in pressure application for audio and video. Research work did for pressure an, decompression ut utilizing the *DWT* filter ended up being advantageous for media applications [13].

A superior compression strategy that is quicker, memory proficient and the user requirement is simple [14].The modules interface with one another through memory and buffer. The DWT module acts as a filter in the lossless mode, and it filters the losses in the 8-bit input data [15]. In DSP the fundamental computational block is multiply and collect (MAC) the design, and it improved standard multiplier and adder unit [16]. The lifting plan offers another method for developing symmetrical wavelets. It additionally gives a more productive calculation to

Revised Version Manuscript Received on 25 November, 2018.

Raja Krishnamoorthy, Professor, CMR Engineering College, Department of ECE, kandlakoya Villaga, Hyderabad, Telangana, India.

P.T. Kalaivaani, Associate Professor, Department of ECE, Vivekanandha College of Technology for Women, Tiruchengode, Namakkal, Tamilnadu, India.

Dr.A.S. Reddy, Principal, CMR Engineering College, Department of ECE, Kandlakoya Villaga, Hyderabad, Telangana, India.

computing established wavelet transform [17]. The lossy compress results have been acquired utilizing the wavelet transform**.** In a picture setting, it creates a multi-goals representation, which has been appeared to be generally suited for consistent transmission[18]. The essential structure to manage the distinct two dimensional DWT, whose math equations are characterized as follows. In the deterioration, the wavelet coefficients of any stage can be computed from DWT of the past stage [19]. The significant trouble in accomplishing a proficient DWT architecture model (both concerning memory and correspondence) is that, aside from few Haar filters, the DWT isn't a block transform [20]. Raja et al [21] and [22] have designed of a, low power ECG signal processor for wearable health system-review and implementation issues and spike detector for fully Integrated Neuromodulation SoC. Raja and Saravanan [23] and [24] have proposed pipelining shared component architecture in FIR filter. The problem is solved by storing the preceding input in a shadow latch. If any error occurs the data will be read from the shadow latch. Even though the number of components increases by this method, the error is reduced. The flushing time is reduced by more than 50%. The shadow latch requires a separate clock.

II. LITERATURE SURVEY

Lewis et al. (1991) proposed VLSI Architecture of two dimensional Daubechies Wavelet Transform without Multiplier. The great utilizing tool for the image analysis is used two-dimensional orthogonal wavelet transform. The limitations of the convolution pipelining are proposed, which makes the processing to be complicated. Yusong Hu et al. (2013)presented a new multi-level two dimensional DWT is used to improve the memory space and more throughput scalable architecture of this system. The author's analysis of the dependency graph of the lifting scheme performed a new scanning method.The presented model has a standard structure and gets 100% hardware utilization of the system. Keshab K.Parhi (1993) introduced a VLSI structure for Discrete Wavelet Transforms. This project contains the two classes in the VLSI architectures and the implementation of one and two-dimensional discrete wavelet transforms is used to refer to as the folded architecture and the serial digit architecture. Chengjun Zhang et al. (2010) presented a pipeline based architecture to perform a single dimensional discrete wavelet transform. The design focuses on the reduction of clock cycles in this system. Chaitali Chakrabarti (1995) presented and understood the effects of the Discrete Wavelet Transforms, From a Chip construction to aligning on the single input multiple data patterns. This paper presents and introduces the new technique for DWT and CWT, because of this technique it's taken less amount of storage space. Shahid Masud, (2001) presented a method of generic and scalable architectures for biorthogonal wavelet transform systems. The presented designs offer efficient hardware utilization, a significant reduction in area and better performance is to combining the linear phase, the property of this decimation and interpolation of biorthogonal filters. The wavelet, wordlengths for data and coefficients are parameterized in this design. Patrick Longa et al. (2007) presented a Lookup Table (LUT) based Distributed arithmetic architecture with integrated decimation unit. The scheme achieves the same throughput of poly-phase based filter banks. The method used to design the orthonormal and bi-orthogonal wavelet reduces the partitioning and is flexible. Pramod Kumar Mehar et al. (2015) proposed the single dimensional DWT architecture is used to this filters. In this work, the number of adders is used to reduce the number of bit shifts. It achieves 70% less Area Delay Product (ADP) than Distributed Arithmetic (DA) based architectures by the proposed pipeline architecture. Wei Zhang et al. (2012) presented the modified lifting method is to reduce the number of pipeline stages without increasing the critical path. It is obtained by the recombination of intermediate results and storage. The architecture is designed to work with three pipeline stages and few registers. Jose chilo and Thomas Lindblad (2008) proposed the single dimensional DWT architecture for real time application. And this method is designed with two FIR filter structures of this system, and three Finite State Machine (FSM) controls. The poly-phase structure along with calculation unit is adapted to develop the real time information in the infrasonic data.

III. METHODOLOGY

A) Implementation of 1D lifting with Multipliers and Z-Scanning



Fig. 1: Four Stage Pipelining with 1D Processor

Fig.1 Shows the single dimensional processor with four stage of pipelining in this system, where two dimensional is equivalent to the 'N' registers, and it is considered as the segment processor and line processor. In the current technique, the Multiplier-less pipeline design is accustomed to lifting-based two dimensional DWT is the new strategy. Move and-Add Logic is utilized to actualize the Multiplier to decrease the fundamental way in numerous plans. DWT has some particular focal points than Discrete Cosine Transform (DCT, for example, excellent pressure proportion, and the blocking objects are less and productive limited in recurrence and time area for

better scaling and adaptability of this framework. Two dimensional bi-symmetrical reversible and irreversible of the DWT is embraced in still picture pressure standard, and change coder is adjusted in even surface of the coding.

B) Lifting Scheme

The lifting stages for Daubechies 9/7 channel are relying upon the individual lifting step comprises of one foresee a refreshed advance signified as P1, P2, and U1, U2, separately. The strategy for driving the lifting plan is to isolate poly phase systems for discrete wavelet change is used to channels into the progressions of higher and lower value of the triangular models and chang edit into the channel utilization and gathering. Utilizing the Euclidean calculation, the Finite wavelet transform is considered into the lifting plan. The poly phase grid of a DWT channel and the Euclidean estimation factors of an expansion with elective higher and lower value of the triangular systems and furthermore a corner to a corner framework. It represents the poly phase grid, and exchange the low pass and high pass capacities for channel banks. The terms such as 'n' and 'm' belong to even and odd cycles.



Fig. 2: 2D DWT Architecture

At the point when the pipelining breaks the primary way, at that point the quick count is conceivable. The execution time of the Digital Signal Processing (DSP) relies upon the increase, and the fast multiplier is required for that procedure. The casing catching rate of new sensor circuits is in every case high. In this way, the impressive casing handling time output vast casing cradles at the contribution of DSP chips for impermanent capacity. This impermanent stockpiling is sole to up and coming casings from the imaging sensor.

Less region, power, and long preparing postponement are the qualities of the sequential multiplier. In exhibit increase, the expansion of halfway items prompts a decrease in the acceleration of task. This conveys choose the viper depends on the radix multiplexer to bring down region upward, and it is utilizing a large number of dynamic transistors for the increase, and henceforth control utilization is high. Among different multipliers, move and-include multipliers are decided on numerous applications because of its straightforwardness and little region necessity.

The architecture incorporates single dimensional Row Processor (RP) and Column Processor (CP) to work as a single dimensional DWT, the line of section shrewd compared to the Transposing Unit (TU). The modified memory of the system is utilized to reserve the halfway single dimensional push handled collaborating. A novel improved double line examine based technique is proposed to decrease dormancy and to make the transposing support measure autonomous of image estimate. The standard necessity needs 1.5n memory to store the line based model though; in the proposed work, a proficient low-control TU is composed of five registers. Rather than utilizing divided scaling units for scaling factor c and 1/c both in RP and CP, in the one scaling unit for mounting coefficient c2 and 1/c2 each is fused in CP. The methodology lessens territory, power, and dormancy. Multipliers utilized in proposed 2D DWT engineering are outlined using movement and include rationale which diminishes the fundamental way with negligible increment in idleness and zone. Formulated are actualized with standard 9/7 lift up coefficients of the system.

C) Discrete Wavelet Transform (DWT)

DWT is a signal handling instrument which is particularly suited for the study of non-static input while this Fast Fourier Transform (FFT), broadly abused to break down fixed amounts. Both the signs are utilized in vast numbers of the ordinary applications. DWT is distinguished as an appropriate instrument to process this sort of signs.

Stationary signs have some spectral attributes that are not changing for time. Be that as it may, most signals in nature don't have specific characteristics. Instead, these signal have a period evolving spectral substance. An exceptionally observable precedent is human discourse, in which frequencies were changing whenwe began to talk. These signs are known as 'non-stationary' signals because their essential Feature highlights cannot be changed stay steady however change with time.

To analysis of a non-stationary signal, the FFT isn't an operation technique. The frequencies change with time, and the test devices must be fit for expelling the time progression of the repeat sections present in the separated the banner. FFT examination does not enable this since it proposes lost time information. All together words, FFT concentrates the recurrence substance of the investigated flag. However, it doesn't illuminate on when every recurrence happens.

IV. PROPOSED MULTIPLIER LESS PREDICTION METHOD

A) Block Diagram For Proposed Method Without Multiplier



Fig. 3: Row processing element



Fig. 4: Four Stage Pipelined Architecture for Multiplier less DWT

A complete data flow graph (DFG) of finish 9/7 lift up ventures for the introduced multi-input and multi-output single dimensional push handling component has appeared in Fig.4. The anticipate model of the significant lift up step gets the equal and not equal contribution at starting clock cycle. The event info is including with past even information test ($s_i^0, s_i^0 + 1$). At that point increase with the main channel, the coefficient of second and third clock cycles is performed to move and include the number. In the 4th clock cycle of this system is the multiplication result is added with the odd information test (d_i^0) to get first foresee coefficient (d_i^1). In the last clock cycle of the task is give anticipate esteem (d_i^1), and past predict regard (d_{i-1}^1) alongside even recent info (s_i^0) gives first refresh esteem (d_i^2). The DFG is used to demonstrate the adders, and it required for the calculation of every clock cycle, and consequently the fundamental way of restricted to the data limited as it were. Anticipate to develop a model of the starting and second lift up steps are additionally entirely pipeline to enhance the speed of this system. Anticipate to create a model of both lift steps in row processor and column processor, the delay register's 2di/n are utilized in line and segment processors. This main lift up phase of this new system is composed of utilizing complete the seven adders and subtract the four shifters.

Additionally, this second lift up stage needs an aggregate number of adders and eight shifters. The four-organize structure of the design of single dimensional line then segment preparing components appears in Fig. 4In each predicts and new steps of the structure through pipeline enlists and give a model of vertical lines in the system. Two varied the value of the register to stop the even sources of info, and the pipeline registers to anticipate single model, absolutely the all delay register has too required this contribution of this RP. In the account column processor is defer from the record is needed to the participation in anticipating of the single model. The output from the predict the phase of both column processor and row processor is postponed to aggregate clock cycles to pay 3, and two checks of delay in structure organize deferral of predict1 and update1 module, separately and one postponement in two dimensional and N move registers of row processor andcolumn processor. Correspondingly, the new output signal b and f of anticipating the two out signal is different by 5 and six clock cycles, individually. The output created from predicted 2 and refresh two activities of line preparing are connected with TU in the segment handling.

In the new modified system structure, this row processor expends two input graph and produces the single dimensional DWT coefficients for both clock cycle in a system. The gain of the row processor gives the input to transposing unit, in this transposes to approaching elements that provide contributions to the column processor. This column processoris additionally intended to produce a throughput of two input and output per clock cycle. As a rule, the filter is based on two-dimensional discrete wavelet transform outlines require to transfer the cushion of 1.4n size, in this proposed plot want just five registers due to a selection of the Z-checking technique. Four transitory memory cushions with size n are required in column processor to stop past anticipate and developed data.

V. RESULTS

A) Results for Existing Method

i) The waveform for Lifting 9/7 filters with multiplier:



Fig. 5: Simulation Waveform for Lifting 9/7 filters with Multiplier

Fig.5 shows the output of the Existing system, in this 9/7 filters with multiplier using a test bench. a,b and c are the three inputs of this system, CLK is the clock of the system process and low pass and high pass output.

ii) Power analysis for Lifting 9/7 filters with multiplier:

S.No	Parameters	Specification Details
1	Power Play Power Analyser Status	Successful – Sat Mar 18 12:56:39 2017
2	Quartus second version	9 Build 222 in 11/22/2009 SJ Edition
3	Name	Lifting97
4	High-level Entity Name	Lifting97
5	Group	Cyclone second
6	Models	EP2C35F672C6
7	Power supply	End
8	Total dissipation of Thermal Power	592.65 milliW
9	Dissipation of Core Dynamic thermal Power	371.88 milliW
10	Dissipation of Core Static Thermal Power	81.58 milliW
11	Thermal Power Dissipation of I/O	139.19 milliW
12	Estimated Power	Less User Provided insufficient data
13	Proposed optimization	2D DWT
14	Number of the clock cycle	4
15	Lifting steps	4, Filter (9/7)

Fig. 6: Power Analysis for Lifting 9/7 Filters with Multiplier

Fig.6 shows the parameters of the Power analysis for Lifting 9/7 filters with a multiplier of the existing system, and this power analysis shows the requirement of power needed in this system.

iii) Timing analysis for Lifting 9/7 filters with multiplier:

Timing Analyzer Summary

	Type	Slack	Required Time	Actual Time	From	To
1	Worst-case tsu	N/A	None	72.259 ns	a[1]	dflip:I21|q[31]
2	Worst-case tco	N/A	None	9.208 ns	dflip:I21|q[2]	highpass[2]
3	Worst-case th	N/A	None	0.482 ns	even[0]	dflip:I1|q[0]
4	Clock Setup: 'clk'	N/A	None	14.84 MHz (period = 67.398 ns)	dflip:I1|q[1]	dflip:I21|q[31]
5	Total number of failed paths					

Fig. 7: Timing Analysis for Lifting 9/7 Filters with Multiplier

Fig.7 shows the timing analysis for lifting 9/7 filters with a multiplier of the existing system, and its analysis the required time and the actual time value of the system.

B) For Proposed Method

i) The waveform for Lifting 9/7 filters without multiplier:



Fig. 8: Simulation Waveform for Lifting 9/7 Filters without Multiplier

Fig.8 shows the output of the proposed system, the 9/7 filters with the multiplier is used to test the input signals. In this system a,b and c are the three inputs, CLK is the clock of the system process, rst is the reset of this system, low pass, high pass, even and odd is the output.

ii) Power analysis for Lifting 9/7 filters without multiplier:

S.No	Parameters	Specification Details
1	Power Play Power Analyzer Status	Successful – Sat Mar 18.11:40:36 2017
2	Quartus second version	9 Build 222 in 11/22/2009 SJ Edition
3	Name	Lift main
4	High-level Entity Name	Lift main
5	Group	Cyclone second
6	Models	EP2C20F484C7
7	Power supply	Final
8	Total dissipation of Thermal Power	255.13 milliW
9	Dissipation of Core Dynamic thermal Power	13.19 milliW
10	Dissipation of Core Static Thermal Power	46.59 milliW
11	Thermal Power Dissipation of I/O	194.24 milliW
12	Estimated Power	Less User Provided insufficient data
13	lift phase	Seven adders and subtract the four shifters
14	B, F Two out signal	Gain between 5 and six clock cycles

Fig. 9: Power Analysis for Lifting 9/7 Filters without Multiplier

Fig.9 shows the parameters of the Power analysis for Lifting 9/7 filters with a multiplier of the proposed system, and this power analysis shows the requirement of power needed in this system.

iii) Timing analysis for Lifting 9/7 filters without multiplier:

Timing Analyzer Summary

	Type	Slack	Required Time	Actual Time	From	To
1	Worst-case tsu	N/A	None	17.313 ns	even[0]	dflip:l3|q[31]
2	Worst-case tco	N/A	None	11.336 ns	dflip:l12|q[12]	lowpass[12]
3	Worst-case tpd	N/A	None	14.293 ns	a[31]	lowpass[31]
4	Worst-case th	N/A	None	-3.426 ns	even[31]	delay2:l1|delay1:l1|q[31]
5	Clock Setup: 'clk'	N/A	None	76.11 MHz (period = 13.139 ns)	delay2:l1|delay1:l2|q[0]	dflip:l3|q[31]
6	Total number of failed paths					

Fig. 10: Timing Analysis for Lifting 9/7 Filters without Multiplier

Fig.10 shows the timing analysis for lifting 9/7 filters with a multiplier of the proposed system, and its analysis the required time and the actual time value of the system.

VI. CONCLUSION

Performance Analysis of a Novel and Efficient Multiplier-Less DWT Architecture for Image Analysis is proposed in this paper. A new multiplier less predicts and update structure for lifting based DWT architecture minimizes the area, power, and critical path. The design uses adders and shifts registers for multipliers. The conventional and lifting based architecture suffers from complexity due to multipliers whereas, in the proposed model, the multiplier less prediction scheme architecture for its effectiveness is adapted. The design is further improved by using pipeline architecture which enhances the speed. The proposed Multiplier Less Prediction Scheme increases the power by 56% of this system.

VII. FUTURE WORK

In future, the complete DWT architecture will be implemented for Image processing applications. The wavelet processor is fully-customized to manage different application demands which require different accuracy. Feature work is a particular form of dimensionality reduction. The input data of this system is too large. Furthermore, it is suspected to be famously excess (much information, however very little data) at that point the input data will be changed into the set of features.

REFERENCES

1. Lewis, A., Knowels, G. 'VLSI architecture for 2-D Daubechies wavelet transform without multipliers', Electron. Lett, 1991, 27, (2), pp. 171–173.
2. Parhi, K., Nishitani, T, 'VLSI architectures for discrete wavelet transform' IEEE Trans. Very Large Scale Integer. (VLSI) Syst., 1993, 1, (2), pp. 191–202.
3. Chakrabarti, C., Viswanath, M. 'Efficient realizations of discrete and continuous wavelet transforms: From single chip implementations to mapping on SIMD array computers', IEEE Trans. Signal Process., 1995, 43, (3), pp. 759–771.
4. Chakrabarti, C, Viswanath, M. 'Architectures for wavelet transforms a survey', J. VLSI Signal Process, VOL. 14, pp. 171–192, 1996.
5. Limqueco, J.C., Bayoumi, M.A. 'VLSI architecture for separable 2-D discrete wavelet transforms', J. VLSI Signal Process., 1998,18,pp. 125–140.
6. C. Chakrabarti, M. Vishwanath, and R.M. Owens, "Architectures for wavelet transform," in Proc. VLSI Signal Processing Workshop, 1993.
7. P. P. Vaidyanathan, "Quadrature mirror filter banks, M-band extensions, and perfect-reconstruction techniques," IEEE ASSP Mag., pp. 420, Jul. 1987.
8. M. Vetterli, "Wavelets and filter banks for discrete-time signal processing," in Wavelets and their Applications (R. Coifman et al., Eds.). Place: Jones and Barlett, 1991.
9. M. Vishwanath, "Time-frequency distributions: Complexity, Algorithms and Architectures," Ph.D. thesis, Pennsylvania State Univ., May 1993.
10. Huang, Q., Zhou, R., Hong, Z.: "Low memory and low complexity VLSI implementation of JPEG 2000 codec", IEEE Trans. Consum. Electron, VOL 50, pp. 638–646, 2004.
11. Neha Jain, Prof. Ansul Awasthi, Dr. Manish Gurjar, "Analysis Parameter of 2-D Discrete Wavelet Transform using Multiplier-less Technique" International Journal of Innovative Research in Science, Engineering and Technology, 2014.
12. Chih-Hsien Hsia*, Jia-Hao Yang, Weihua Wang, "An Efficient VLSI Architecture for Discrete Wavelet Transform," Proceedings of APSIPA Annual Summit aConference, PP. 988-14768, 2015.
13. M. Nagabushanam, Dr. P Kumar, "Polymorphic DWT Based on Lifting Method for Dynamic Image Compression" International Journal of Engineering Trends and Technology, VOL. 50,PP. 2231-5381, 2017.
14. Devangkumar Shah, Chandresh Vithlani, "VLSI-Oriented Lossy Image Compression Approach using DA-Based 2D-Discrete Wavelet" in International Arab Journal of Information Technology, VOL. 11, 2014.
15. Chaitali Chakrabarti, Tinku Acharya, "A High-Performance JPEG2000 Architecture" in IEEE Transactions on circuits and systems for video technology, pp. 1051-8215, VOL. 13, 2003.
16. Choudhury A. Rahman, Wael Badawy, "Efficient Distributed Arithmetic Based DWT Architecture for Multimedia Applications" in3rd IEEE International Workshop on System-on-ChipFor Real-Time Applications, pp. 7695-1929, 2003.
17. Hongyu Liao, Mrinal Kr. Mandal, "Efficient Architectures for 1-D and 2-D Lifting-Based Wavelet Transforms" in IEEE Transactions on signal processing, pp. 1053-5870, VOL. 52, 2004.
18. Amir Said, William **A.** Pearlman, "An Image Multiresolution Representationfor Lossless and Lossy Compression" in IEEE Transactions on image processing, pp. 10.57-7149, VOL.5, 1996.
19. Xixin Cao, Qingqing Xie, "An Efficient VLSI Implementation of Distributed Architecture for DWT" in IEEE, pp. 803-9752, 2006.
20. Wenqing Jiang, Antonio Ortega, "Lifting Factorization-Based Discrete Wavelet Transform Architecture Design" in IEEE Transactions on circuits and systems for video technology, pp. 1051–8215, VOL.5, 2001.
21. Raja, K., S. Saravanan, R. Anitha, S. Suganthi Priya, and R. Subhashini. "Design of a low power ECG signal processor for wearable health system-review and implementation issues." In Intelligent Systems and Control (ISCO), 2017 11th International Conference on, pp. 383-387. IEEE, 2017.
22. Raja, K., Saravanan, S., Malini, P., Raveena, V., & Praveena, R. S. (2017, January). Design of a spike detector for fully Integrated Neuromodulation SoC. In Intelligent Systems and Control (ISCO), 2017 11th International Conference on (pp. 341-345). IEEE.
23. Raja, K., & Saravanan, S. (2016). A New Clock Gated Flip Flop for Pipelining Architecture. Circuits and Systems, 7(08), 1361.
24. Saravanan, S., & Raja, K. (2016). Shared Processing Element Architecture for An Area and Power Efficient FIR Filter Design using Double Base Number System. Asian Journal of Research in Social Sciences and Humanities, 6(8), 2513-2520.

Authors Details

Dr. Raja Krishnamoorthy received his B.Tech. degree from Anna University, Chennai, India in 2007, M.Tech. degree from Anna University, Coimbatore, India in 2011 and Ph.D. degree from Anna University, Chennai, India in 2017. His main area of research activity is VLSI Physical Design, Wireless Sensor Networks and Biomedical Engineering. He has published many research articles in refereed journals. He is currently working as Professor and Research Associate Dean in the Department of Electronics and Communication Engineering at CMR Engineering College, Hyderabad, India.

Dr. P.T. Kalaivaani received her B.E degree in Electronics and Communication Engineering from Periyar University, Salem in 2004. She received her M.E degree from Anna University, Chennai in 2006 . She obtained her Ph.D degree in Information and Communication Engineering from Anna University, Chennai in 2018. She has 11 years of teaching experience. Her areas of research includes Wireless Sensor Networks, Network Security, Digital Image Processing, Neural Network, Digital Signal Processing, Cloud Computing, IoT. She is currently working as an Associate Professor in the Department of Electronics and Communication Engineering, Vivekanandha College of Engineering, Tiruchengode, Tamilnadu, India.

Dr. A.S. Reddy has been serving as the Principal of CMR Engineering College (CMREC) for the past 5 years. An ME and PhD (Electrical Engineering) holder with 20 years of experience, he has always played a pivotal role in the development of the CMREC. He own five National Awards. He has authored Two Textbooks and has published about 18 papers in International journals and presented about 15 papers in National and International Conferences. He is guiding 9 Ph.D scholars under JNTU.