Design and Analysis of Low Power Full Adder using 65nm CMOS Technology

K. Paramasivam, Suresh Kumar N

Abstract: This Paper deals with Low-Power full adder using 65nm CMOS Technology by taking merits of existing full-adders. The proposed one-bit full adder has least power consumption. The proposed adder compared and then analyzed average power, Area and Max power with existing full adder. The designs have been simulated shown results using Tanner EDA tool.

Keywords: CMOS, Area, Average Power

I. INTRODUCTION

The demand of increasing electronic circuits the least energy design of very large-scale integration circuits has important role in digital circuits [1]. The energy dissipation in a circuit has two types namely dynamic energy and static energy [2]. Reduce the run time leakage is main challenge in digital system design [3]. here we discuss various type of one-bit full adders transistors level and implementation method.

A. Transistor full adder

Sum and Carry out are outputs and A, B and Cin are inputs[4]. It has 28 transistor full-adder also known as Mirror full-adder. This is an efferent way implement of generate/propagate/delete function of full adder. As depicted in fig 1. Cout is set and Vdd is GndEither delete or generate is high respectively the conditions [5].

\[
\text{Cout} = AB + BCin + ACin
\]
\[
\text{Sum} = \text{Cout}(A + B + Cin) + ABCin
\]

Fig. 1 28T Mirror Full adder

B. 14T Full-adder

The design is customary compare with classic full-adder design. Both Ex-nor and Ex-Or are used to generate sum and carry out at same time.14Transistors have four transistors Ex-Or logic and next part is inverter to make Exclusive-Nor. The improved 14T full-adder as depicted in fig 2.

C. 12 Transistors Full-adder

The 12 Transistors full adder fully created by using 2:1 mux. Power reduction achieved by dully executed mux based full-adder as depicted in fig 3.
D. 8 Transistor Full-adder

The 8T full adder created by three selectors. In Two selectors each selector has one Vdd and two pMOS and third selector has one inverter this structure lead to speed up propagation of Cout and generate of Sum. The 8T full adder depicted in fig 4.

E. Proposed low-power Full-adder

This 10T Full adder made by 4TXor and Two 2:1 mux and one inverter. The 2:1 mux reducing critical path delay these lead to reduce the consumption as depicted in fig 5.

II. SIMULATION RESULT

The table I shown the comparison of Area, Average Power, Maximum Power in 28T, 14T, 12T, 8T and proposed low power 10T full adder. Simulation results shown in table 1 for the analysis. Full adder and ALU output waveform shown in fig 7 and 8 also performance graph of Avg power, Area and Max power as depicted in fig 9 (a), (b) and (c).
From the result 10T full adder in ALU achieved good efficient circuit compare with traditional adder basics of Average-Power, Area and Maximum-Power.

III. CONCLUSION

The proposed Low-power full adder in ALU using 65nm CMOS Technology has good performance in terms of Average-power and Maximum power reduction compared with Classical Full-adder. This approach archives high Power minimization

REFERENCE


