

# Design and Performance analysis of Constantgm Low-Power Rail-to-Rail Operational Amplifier

Anand Kumar Singh, Abdul Manan

**ABSTRACT:** A low power CMOS op-amp rail to rail op-amp. We realizes in SCNO 180nm technology. Under 1.8 power supply voltage. A constant transconductance is ensured for the whole common-mode input range. The class AB output stage also has a full voltage swing. The circuit provides a gain bandwidth of 17.3-MHz and a DC gain of 83.67 dB. The input transistors operate in weak inversion, which have big gm/Id value, so the power consumption is reduced.

**Keywords-** CMOS, SCNO, DC, 173-MHz.

## I. INTRODUCTION

With the development of wireless communication from the second generation (2G) to 3G, many communication standards, such as GSM, TD-SCDMA, WCDMA and CDMA2000 will co-exist for a long time. This phenomenon will also happen in navigation and broadcast television, as there are also many standards, for example: GPS, Galileo, CMMB, DVB-H and so on. So, the reconfigurable radio frequency integrated circuit (RFIC) and broadband data conversion circuit facing multi-standard and multimode wireless communication is very important. For the key part of this circuit, i.e. the RF front-end transceiver, the often taken structure is the zero-intermediate frequency scheme, as there is no image-rejection problem, and consumes less power. The operational amplifier (Op-amp) we proposed is suppose to be used between the down converter and the second stage ADC in the receiver end, and between DAC and the up-converter in the transmitting end. As the Op-amp has both input and output dynamic range rail-to-rail, we can lower requirement for ADC and DAC, thus to improve system performance. Also, battery powered device for communication such as cell phones drives IC to the low power. In this case, designing low-power That is, rail-to-rail. To ensure this, the minimum supply voltage should be Op-amp becomes the fundamental job of designing low-power analog and mixed signal systems. To reach the rail-to-rail amplitude, the input stage and the output stage should be designed respectively.

We can optimize the input stage constant-gm operation by controlling of the total input current. In fact, as we know, in bipolar process and in MOS weak inversion, the gm is proportional to the current, while in MOS strong inversion it is proportional to the square root of the current..For the high

supply voltage, there are some ways to make gm constant. One of the often used ways is 1:3 current mirror. Our main goal is to realize a constant gm input stage and a rail-to-rail output stage for a low-power operational amplifier. This has been achieved by the current-switch transconductance control circuit in the input stage and the improved class AB in the output one. The paper is organized as follows. The input and the output part will be introduced and analyzed results are verified.

## II. PROPOSED METHOD

The basic equations and parameters are described below. These design main parameters are: phase margin (Mφ), gain-bandwidth product (fGBW), load capacitance (CL), slew rate (SR), input common mode range (ICMR),In this circuit replacing the current source and use PMOS active load.

By placing two complementary differential pairs in parallel as shown in Fig. 1, it is possible to obtain a rail-to-rail input stage. The NMOS pair is conduction for high input common-mode voltages, in particular


$$V_{SS} + V_{gsn} + V_{dsat} < V_{common} \tag{1}$$

While the pMOS pair is in conduction for low input common-mode voltages

$$V_{common} < V_{DD} - V_{dsat} - V_{sgp} \tag{2}$$

When both pair are in parallel, the input dynamic range can be

$$V_{SS} < V_{Common} < V_{DD} \tag{3}$$



**Figure 1. The input range of complementary differential pair**

That is, rail-to-rail. To ensure this, the minimum supply voltage should be

$$V_{supmin} = V_{sgp} + V_{gsn} + V_{dsatn} + V_{dsatp} \tag{4}$$

However, a main shortcoming of a rail-to-rail structure is that its total trans conductance will change. That is, when the input voltage can make both pairs on, its total trans conductance will be twice of that when only either pair is on. This will bring to the change of the loop gain and thus cause distortion. What's worse? It will decrease phase margin and make the Op-amp unstable

Revised Manuscript Received on 30 January 2013.

\* Correspondence Author

Abdul Manan\*, Department of Electronics and communication Engineering, A.K.G.E.C. Ghaziabad, India,

Anand Kumar Singh, Department of Electronics and communication Engineering, A.K.G.E.C. Ghaziabad, India,


© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>.

## Design and Performance analysis of Constantgm Low-Power Rail-to-Rail Operational Amplifier

As the transistors in the proposed circuit work in weak inversion, their trans conductance are proportional to the currents in them

$$g_{mi\ weak} = I_p/2n_p V_T + I_n/2n_n V_T \quad (5)$$

Where,  $I_p$  and  $I_n$  are the current in the PMOS and NMOS pair,  $n_p$  and  $n_n$  are slope factors of the weak inversions.  $V_T$  is the thermal voltage. So, to make  $g_m$  constant, we can tune the current within the input range



**Figure.2. Current switch transconductance control circuit,**

As can be seen from Equation (5) and Fig. 2, we set  $V_{bias}$  voltage to be 0.9 V. When the input voltage is low enough, PMOS differential pair M1 and M2 are on while NMOS differential pair M3 and M4 are off. Then,  $I_{b1}$  will come through M1 and M2,  $I_{b2}$  will come through M15 and M16, and so the total  $g_m$  will be

$$g_m = g_{mp} = I_p/2n_p V_T \quad (6)$$

When the input voltage is high enough, NMOS transistors M3 and M4 are on while PMOS transistors M1 and M2 are off.  $I_{b1}$  will pass through M13 and M14 while  $I_{b2}$  through M3 and M4, thus the total  $g_m$  will be

$$g_m = g_{mn} = I_n/2n_n V_T \quad (7)$$

When the input voltage is in the middle range, both pairs are on, the current switch M13, M14, M15, M16 will take away some of the current from  $I_{b1}$  and  $I_{b2}$ , thus the total  $g_m$  will be

$$g_m = g_{mp} + g_{mn} = I_p/2n_p V_T + I_n/2n_n V_T \quad (8)$$

Suppose the input voltage is 0.9 V, here M1~M4 will take 1/4 of the tail current, the expression will be

$$g_m = I_p/4n_p V_T + I_n/4n_n V_T \quad (9)$$

To have  $g_m$  constant, we should modify transistor size to Make

$$I_p/n_p = I_n/n_n \quad (10)$$

Here the input stage delivers a constant output current to the summing circuit, which consist a high-swing current mirror (M5-M8) and common-gate stage (M9, M10). Gain can be improved by raising the tail current, however, to make sure input transistors are in weak inversion, the width and length of input transistors should be improved which at the same time can lower the offset of the circuit

### B- OUTPUT STAGE:

In this work, output stage takes the improved feed-forward class AB circuit. For this circuit as shown in Fig. 3, M27 and M28 are the output part. M19 and M20 form a class AB control circuit. Points A and B have a small DC voltage, which can make sure that output transistors will not both be off thus to avoid cross-over distortion., we know

$$V_{gs19} + V_{gs27} = V_{gs22} + V_{gs23} \quad (11)$$

$$V_{gs20} + V_{gs28} = V_{gs25} + V_{gs26} \quad (12)$$


Let M19 and M22, M20 and M25 have the same size, then  $V_{gs27} = V_{gs23}$ ,  $V_{gs28} = V_{gs26}$ . The quiescent current can thus be expressed as

$$I_q = W/L_{27}/W/L_{23} I_{21} \quad (13)$$

Here we suppose the currents in M21 and M24 are the same, and the following equation is satisfied

$$(W/L)_{27}/(W/L)_{28} = (W/L)_{23}/(W/L)_{26} = (W/L)_{22}/(W/L)_{25} = (W/L)_{19}/(W/L)_{20} \quad (14)$$


To make the quiescent current stable, M29 and M30 were added as floating current source, so as to bias the class AB control circuit. Here M29 and M30 has two parts to play, one is



**Figure.3 The improved output structure with floating current source**

to compensate the affect of voltage source, as they are the same structure of M19 and M20. In this way, PSRR of the circuit can be improved. The second is to make the quiescent current stable, less affected by the common mode input voltage .The whole circuit can be seen in Fig. 4.

From Fig. 4, we see that the cascaded Miller frequency compensation method was used. Compared to the classical Miller compensation, this method shifts the non-dominant pole to higher frequency



**Fig-4 The proposed op-amp circuit**

## III. SIMULATION RESULT

Based on the proposed circuit in Figure.3 Op-Amp has been designed 180nm CMOS technology.

The Op-amp is currently being fabricated in SCNO. So only the post simulation results will be presented here. Fig.4 presents the simulated results of for  $V_{DD}=1.8V$ . The process parameter and the electrical specification of CMOS op-amp for 180 nm CMOS technology are tabulated in the Table I and Table II respectively. Fig. 6 shows the frequency response of the Op-amp for different  $V_{i,cm}$  values. The DC gain ( $A_v0$ ), gain bandwidth product (GBW), and phase margin (PM) better than 99.2 dB, 16.6 MHz and  $65.3^\circ$  respectively has been achieved. Form Fig.6 we can also see that the GBW and PM of this Op-amp remain almost independent of  $V_{i,cm}$ .

Table I. ELECTRICAL SPECIFICATION OF CMOS Op-Amp

Table II. PROCESS PARAMETERS(SCNO180 nm Tech.)

$\mu C_{ox}/2$ : NMOS ( $A/V^2$ )	173.9
$\mu C_{ox}/2$ : PMOS ( $A/V^2$ )	35.0
$V_{thmin}$ (volt)	0.37
$V_{thmax}$ (volt) NMOS	0.50
ICMR(Volt)	1.3
$V_{DD}$ (volt)	1.8

### 1-AC RESPONSE

Through AC response we can simulate the schematic to find out the bode plot and phase plot.

In Figure 5, a bode plot and phase plot for 1.8 V,  $27^\circ C$  and  $C_L = 5$  pf is shown. As can be seen, the open loop gain is 62.05 dB, and a phase margin is  $-13.69^\circ$ . The unity gain bandwidth is 17.15 MHz and f bandwidth is 1.74 KHz




Figure 5.Frequency Response Plot with  $C_L=5$ pf

### 3-TRANSIENT STEP RESPONSE:

In Figure 6, a step from ground to  $V_{DD}$  is applied at the input with unity feedback configuration. The slew rate of op-amp is  $11.22 V/\mu S$  for rising edge of pulse and  $11.10 V/\mu S$  for falling edge of the pulse.




Figure 6.Transient Pulse Response of Op-Amp for

### IV. DC GAIN AND PHASE RESPONSE

Fig-7 and Fig-8 shows DC gain and Phase .its represent DC gain is 83.67db and phase 136 deg at  $v_{dd}=1.8$  and SCNO 180nm tech.



Figure7: DC Gain of Op-Amp




Figure 8:.phase of Op-Amp

### V. PHASE AND GAIN MARGIN OF OP-AMP

Phase and gain margin-fig 9 shows that phase margin is  $41.6\text{deg}$  and gain margin is  $75.6\text{db}$  after simulation in applied voltage 1.8 and gain  $83.67\text{db}$  and phase  $136.6\text{deg}$ .



Figure9 .phase and gain margin of Op-Amp

Specifications	Theoretical value	Simulation results
DC gain (dB)	76	83.67
GB (MHz)	20	18.9
Phase margin	-	41.6
Gain margin	-	75.6
CMRR (dB)	-158.2	80.66
ICMR (V)	1.3	1.0
Slew rate (V/ $\mu$ S)	10.8	11.2
Power dissipation( $\mu$ W)	99.4	-
$I_{D5}$ ( $\mu$ A)	32.4	33.78
$I_{D8}$ ( $\mu$ A)	32.4	33.78
Load capacitance (pf)	5	5
Supply voltage (V)	1.8	1.8

**TABLE 3 Simulation Results Of Op-Amp (180nm Technology)**

## VI. TEST AND MEASUREMENT

To determine the dc gain improvement provide by the introduce structure. We have realized two stage Op-Amp in 180 nm CMOS technology. In the figures 5 we have simulate it to calculate the transient response, fig-7 shows DC gain ,fig-8 phase and fig 9 shows gain margin and phase margin In table 3 we simulate the proposed Op-Amp at 180 nm and measure the performance. By the proposed structure we got excellent result of dc gain and Slew rate. If it is less than the simulated one (not totally realistic, because technology dispersion are not taken into account) dc gain and GBW shows increase DC gain decrease GBW frequency .then I say that yet increase bandwidth of op-amp then balance DC Gain , good being to amplifier. if increase frequency then these amplifier work at oscillator .so we have to balance condition in both. We do not have yet the simulation result for the Op-Amp realized at 180 nm with 1.8 V  $V_{DD}$ .

## VII. CONCLUSION

We simulate the proposed Op-Amp at 180 nm using cadence virtuous and measure the performance. By the proposed structure we got excellent result of dc gain and Slew rate. If it is less than the simulated one (not totally realistic, because technology dispersion are not taken into account) dc gain and GBW shows increase DC gain decrease GBW frequency. then I say that yet increase bandwidth of op-amp then balance DC Gain , good being to amplifier. if increase frequency then these amplifier work at oscillator .so we have to balance condition in both

## REFERENCES

1. Yi Zhang, Qiao meng and Zigong Wang "Constant-gm Low-Power Rail-to-Rail Operational Amplifier", 2009, IEEE.
2. B. Razavi, Design of Analog CMOS Integrated Circuits. McGraw-Hill.
3. Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design. New York: Oxford University Press, 2002"
4. [4] J.M.Carrillo, J.F.Duque-Carrillo, G.Torelli and J.L.Ausin, "1-V Quasi-Constant-gm Input/Output Rail-to-Rail CMOS Op-amp", INTEGRATION, the VLSI Journal, vol.36, no. 4, pp.161-174, 2003
5. K. Lasanen, E. Raisanen-Ruotsalainen and J. Kostamovaara, "A 1-V 5 $\mu$ W CMOS-Opamp with Bulk-Driven Input Transistors" Proc. 43rd IEEE Midwest Symp. on Circuits and Systems, vol. 2, pp. 1038-1041, Aug. 2000
6. T. Lehmann and M. Cassia, "1-V Power Supply CMOS Cascode Amplifier", IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1082-1086, July 2001.

7. E. Raisanen-Ruotsalainen, K. Lasanen and J. Kostamovaara, "A 1.2 VMicropower CMOS Op Amp with Floating-Gate Input Transistors", Proc. 43rd IEEE Midwest Symp. Circuits and Systems, vol. 2, pp. 794-797, Aug. 2000

## AUTHOR PROFILE



**Mr. Anand Kumar Singh** :Mr. Anand Kumar Singh is a Student of A.K.G.E.C. Ghaziabad and one of the authors of this research paper. I AM graduated and mastered in Electronic Science from Deen Dayal Upadhyay Gorakhpur University and has pursuing his M.tech degree in Electronics and Communication Engineering from AKGEC, Ghaziabad affiliated to U.P.T.U, Lucknow. I presented various research papers in national conferences and has participated in four national IEEE workshops, two national conferences and one international conference.

**Assist. Prof. Abdul Manan:** Mr. Abdul Manan is a Assist. Proff. of A.K.G.E.C. one of the authors of this research paper Mr. Abdul Manan obtained his Bachelor degree in Electronics & Communication Engineering from Vishveswaraya Technological University – Belgaum in the year 2003 and subsequently earned his M.Tech in Electronics Design from National Institute of Technology – Calicut. Currently he is pursuing his PhD in the area of FPGAs Manufacturing Technology.

**Mr. Abdul Manan** has vast work experience in the area of VLSI frontend design. He had worked at DRDO – Bangalore and CSIR – Chennai Labs. He worked as a Design Engineer in MNC at Bangalore and Innovative Integration – California USA.